Transport through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)

被引：0
|
作者：
Hong, B. H. [1 ]
Jung, Y. C.
Hwang, S. W.
Cho, K. H. [2 ]
Yeo, K. H. [2 ]
Yeoh, Y. Y. [2 ]
Suk, S. D. [2 ]
Li, M. [2 ]
Kim, D. -W. [2 ]
Park, D. [2 ]
Oh, K. S. [2 ]
Lee, W. -S. [2 ]
机构：
[1] Korea Univ, Res Ctr Time Domain Nanofunct Devices, 5-1 Anam, Seoul 136701, South Korea
[2] Samsang Elect Co, Adv Technol Dev Team I, R&D Ctr, Giheung 446 711, South Korea
来源：
2008 IEEE SILICON NANOELECTRONICS WORKSHOP | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Temperature (T) dependent transport measurements of cylindrical shaped gate-all-around silicon nanowire MOSFETs (SNWFETs) were performed. Single electron tunneling behaviors were observed at 4.2 K and one of the devices exhibited anomalously strong current peak which survived even at room temperature. The observed peak was interpreted as an evidence of transport through single impurities in the channel.
引用
收藏
页码：51 / +
页数：2
相关论文
共 50 条
  • [41] Statistical Device Simulation of Characteristic Fluctuation of 10-nm Gate-All-Around Silicon Nanowire MOSFETs Induced by Various Discrete Random Dopants
    Sung, Wen-Li
    Chang, Han-Tung
    Chen, Chieh-Yang
    Chao, Pei-Jung
    Li, Yiming
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 951 - 954
  • [42] NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants
    Martinez, A.
    Aldegunde, M.
    Brown, A. R.
    Roy, S.
    Asenov, A.
    SOLID-STATE ELECTRONICS, 2012, 71 : 101 - 105
  • [43] CMOS-Compatible Gate-All-Around Silicon Nanowire detector
    Ziaei-Moayyed, Maryam
    Okandan, Murat
    2011 IEEE SENSORS, 2011, : 1608 - 1611
  • [44] Vertical silicon-nanowire formation and gate-all-around MOSFET
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 791 - 794
  • [45] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [46] High Performance and Highly Uniform Gate-All-Around Silicon Nanowire MOSFETs with Wire Size Dependent Scaling
    Bangsaruntip, S.
    Cohen, G. M.
    Majumdar, A.
    Zhang, Y.
    Engelmann, S. U.
    Fuller, N. C. M.
    Gignac, L. M.
    Mittal, S.
    Newbury, J. S.
    Guillorn, M.
    Barwicz, T.
    Sekaric, L.
    Frank, M. M.
    Sleight, J. W.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 272 - 275
  • [47] HIGH PERFORMANCE AND HIGHLY UNIFORM METAL HI-K GATE-ALL-AROUND SILICON NANOWIRE MOSFETS
    Sleight, J.
    Bangsaruntip, S.
    Cohen, G.
    Majumdar, A.
    Zhang, Y.
    Engelmann, S.
    Fuller, N.
    Gignac, L.
    Mittal, S.
    Newbury, J.
    Barwicz, T.
    Frank, M.
    Guillorn, M.
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2010, 28 (01): : 179 - 189
  • [48] Electron Transport in Gate-All-Around Uniaxial Tensile Strained-Si Nanowire n-MOSFETs
    Hashemi, Pouya
    Gomez, Leonardo
    Canonico, Michael
    Hoyt, Judy L.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 865 - +
  • [49] Low temperature single electron characteristics in gate-all-around MOSFETs
    Pott, Vincent
    Bouvet, Didier
    Boucart, Julien
    Tschuor, Lucas
    Moselund, Kirsten E.
    Ionescu, Adrian M.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 427 - +
  • [50] Analog and RF analysis of gate all around silicon nanowire MOSFETs
    Liu, Linjie
    Han, Qinghua
    Makovejev, Sergej
    Trellenkamp, Stefan
    Raskin, Jean-Pierre
    Mantl, Siegfried
    Zhao, Qing-Tai
    2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 176 - 179
12345