Optimizing the performance of ESD circuit protection devices

被引：1

作者：

Hyatt, H ^{[1
]}

Harris, J ^{[1
]}

Colby, J ^{[1
]}

Bellew, P ^{[1
]}

机构：

[1] Littelfuse Inc, Des Plaines, IL 60061 USA

来源：

ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000 | 2000年

关键词：

D O I：

10.1109/EOSESD.2000.890025

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Decision-making methods for choosing ESD circuit protection remain poorly understood. Selecting an IC, which passed ESD device level testing, does not guarantee a particular circuit using that device will survive ESD events. We present an optimizing methodology for assessing ESD circuit protection.

引用

页码：41 / 47

页数：5

共 50 条

[41] ESD Protection for Power Electronic ICs and Discrete Devices
Parmenter, Kevin
IEEE POWER ELECTRONICS MAGAZINE, 2024, 11 (02): : 52 - 56
[42] High Speed Thermal Characterization of ESD Protection Devices
Yazawa, Kazuaki
Kendig, Dustin
Lai, Weng Hong
Shakouri, Ali
2014 30TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2014, : 90 - 93
[43] Study on ESD Protection Circuit by TCAD Simulation and TLP Experiment
Li, Fuxing
Chai, Changchun
Liu, Yuqian
Song, Yanxing
Wang, Lei
Yang, Yintang
MICROMACHINES, 2023, 14 (03)
[44] Highly Robust AHHVSCR-Based ESD Protection Circuit
Song, Bo Bae
Koo, Yong Seo
ETRI JOURNAL, 2016, 38 (02) : 272 - 279
[45] HBM Failures Induced by ESD Cell Turn-Off and Circuit Interaction with ESD Protection
Xiao, Yang
Concannon, Ann
Sankaralingam, Rajkumar
2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
[46] Latchup Test Failure from ESD Protection Circuit Activation beyond ESD Stress Condition
Lin, I-Cheng
Jao, Che-Yuan
Huang, Rei-Fu
Chien, Cheng-Hsing
Chuang, Chien-Hui
Chiang, Chen-Feng
Huang, Bo-Shih
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 760 - 763
[47] Characterization of ESD-induced electromigration on CMOS metallization in on-chip ESD protection circuit
Hou, Yang-Shou
Lin, Chun-Yu
JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (02)
[48] An on-chip NMOS ESD protection circuit with low trigger voltage and high ESD robustness
Chen, Di-Ping
Liu, Xing
He, Long
Chen, Si-Yuan
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2 (115-118):
[49] Top 10 circuit protection devices
Roos, Gina
Electronic Products, 2023, 65 (06): : 14 - 17
[50] For want of circuit-protection devices ...
Travis, B
EDN, 1997, 42 (03) : 46 - &

← 1 2 3 4 5 →