Optimizing the performance of ESD circuit protection devices

被引:1
|
作者
Hyatt, H [1 ]
Harris, J [1 ]
Colby, J [1 ]
Bellew, P [1 ]
机构
[1] Littelfuse Inc, Des Plaines, IL 60061 USA
关键词
D O I
10.1109/EOSESD.2000.890025
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Decision-making methods for choosing ESD circuit protection remain poorly understood. Selecting an IC, which passed ESD device level testing, does not guarantee a particular circuit using that device will survive ESD events. We present an optimizing methodology for assessing ESD circuit protection.
引用
收藏
页码:41 / 47
页数:5
相关论文
共 50 条
  • [21] Analysis of the geometry on robustness of ESD protection devices
    Chvala, Ales
    Donoval, Daniel
    Beno, Peter
    Marek, Juraj
    Kosik, Tomas
    ASDAM 2008, CONFERENCE PROCEEDINGS, 2008, : 143 - +
  • [22] Characteristics, Selection Guidelines and Performance of Circuit Protection Devices for ASDs
    Neeser, Dan
    Schlegel, David W.
    Verstegen, Louis
    Lemberg, Nicholas
    2013 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING, 2013,
  • [23] Characteristics, Selection Guidelines, and Performance of Circuit Protection Devices for ASDs
    Neeser, Dan
    Schlegel, David W.
    Verstegen, Louis
    Lemberg, Nicholas
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2014, 50 (04) : 2938 - 2944
  • [24] Lateral PNP BJT ESD Protection Devices
    Vashchenko, V. A.
    LaFonteese, D. J.
    Korablev, K. G.
    PROCEEDINGS OF THE 2008 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2008, : 53 - 56
  • [25] Analyse of protection devices' speed performance against ESD under CDM using TCAD
    Cui, Qiang
    Han, Yan
    Liou, Juin J.
    Dong, Shurong
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 477 - 480
  • [26] ESD Risk Assessment for Devices on Printed Circuit Boards
    Gaertner, Reinhold
    Esmark, Kai
    Lutz, Theresa
    zur Nieden, Friedrich
    Zeitlhoefler, Lena
    2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
  • [27] Modeling and simulation for ESD protection circuit design and optimization
    Iyer, NM
    Vassilev, V
    Thijs, S
    Groeseneken, G
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A12 - A18
  • [28] An ESD protection circuit for mixed-signal ICs
    Feng, HG
    Gong, K
    Wang, AZ
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 493 - 496
  • [29] A novel ESD protection circuit for passive RFID transponder
    Hu, Jianguo
    Lin, Ge
    Duan, Zhikui
    Wang, Deming
    Wu, Jin
    2014 5TH INTERNATIONAL CONFERENCE ON DIGITAL HOME (ICDH), 2014, : 252 - 256