Analyse of protection devices' speed performance against ESD under CDM using TCAD

被引:0
|
作者
Cui, Qiang [1 ]
Han, Yan [1 ]
Liou, Juin J. [1 ]
Dong, Shurong [1 ]
机构
[1] Zhejiang Univ, Inst Microelect & Photoelect, Hangzhou 310027, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Speed performance plays a critical role in protection devices against ESD (Electro-Static Discharge) overstress under CDM (Charged Device Model). It is too demanding to obtain speed performance of protection devices under CDM accurately by testing. Therefore we have to resort to TCAD (Technology Computer Aided Design) method to evaluate speed performance under CDM. This TCAD methodology is based on mix-mode transient circuit simulation, which depicts ESD events better. Two time constants, T-trigger and T-recover, and two key coefficients, F-trigger and C-recover, are provided to characterize and evaluate speed performance of ESD protection devices. The results show that this TCAD methodology has a good ability of convergence and is a good tool to evaluate speed performance of ESD protection devices quantificationally. Analyse results show that speed performance of SCR is superior over ggNMOS in not only triggering but also bypassing ESD currents to recover the voltage towards a safe level.
引用
收藏
页码:477 / 480
页数:4
相关论文
共 50 条
  • [1] A Comparison Study of DTSCR by TCAD and VFTLP for CDM ESD Protection
    Wang, Chenkun
    Zhang, Feilong
    Lu, Fei
    Chen, Qi
    Li, Cheng
    Zhao, Meng
    Gu, Huihui
    Feng, Guangtao
    Wu, Hongying
    Tang, Tianshen
    Cheng, Yuhua
    Wang, Albert
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [2] Robustness evaluation of ESD protection devices in NEMS using a novel TCAD methodology
    Cui, Qiang
    Dong, Shurong
    Liou, Juin J.
    2008 3RD IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2008, : 41 - 44
  • [3] Simulation of ESD protection devices in an advanced CMOS technology using a TCAD workbench based on an ESD calibration methodology
    Cilento, T.
    Schenkel, M.
    Yun, C.
    Mishra, R.
    Li, J.
    Chatty, K.
    Gauthier, R.
    MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1367 - 1372
  • [4] ESD protection structure enhancement against Latch-Up issue using TCAD Simulation
    Bourgeat, Johan
    Guitard, Nicolas
    David, Florence
    2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [5] High Speed Thermal Characterization of ESD Protection Devices
    Yazawa, Kazuaki
    Kendig, Dustin
    Lai, Weng Hong
    Shakouri, Ali
    2014 30TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2014, : 90 - 93
  • [6] ESD Protection for GGNMOS Technology by Using TCAD Macro-Model
    Yang, Shao-Ming
    Wu, Ching-Yuan
    Lin, Yun-Jung
    Lo, Wen-Chu
    Sheu, Gene
    Imam, Syed Sarwar
    Aanand
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON APPLIED SYSTEM INNOVATION (ICASI), 2016,
  • [7] Optimizing the performance of ESD circuit protection devices
    Hyatt, H
    Harris, J
    Colby, J
    Bellew, P
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 41 - 47
  • [8] Inductor-Based ESD Protection under CDM-like ESD Stress Conditions for RF Applications
    Thijs, S.
    Okushima, M.
    Borremans, J.
    Jansen, P.
    Linten, D.
    Scholz, M.
    Wambacq, P.
    Groeseneken, G.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 49 - 52
  • [10] Characteristics of ESD protection devices operated under elevated temperatures
    Liang, Wei
    Dong, Aihua
    Li, Hang
    Miao, Meng
    Kuo, Chung-Chen
    Klebanov, Maxim
    Liou, Juin J.
    MICROELECTRONICS RELIABILITY, 2016, 66 : 46 - 51