Analyse of protection devices' speed performance against ESD under CDM using TCAD

被引:0
|
作者
Cui, Qiang [1 ]
Han, Yan [1 ]
Liou, Juin J. [1 ]
Dong, Shurong [1 ]
机构
[1] Zhejiang Univ, Inst Microelect & Photoelect, Hangzhou 310027, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Speed performance plays a critical role in protection devices against ESD (Electro-Static Discharge) overstress under CDM (Charged Device Model). It is too demanding to obtain speed performance of protection devices under CDM accurately by testing. Therefore we have to resort to TCAD (Technology Computer Aided Design) method to evaluate speed performance under CDM. This TCAD methodology is based on mix-mode transient circuit simulation, which depicts ESD events better. Two time constants, T-trigger and T-recover, and two key coefficients, F-trigger and C-recover, are provided to characterize and evaluate speed performance of ESD protection devices. The results show that this TCAD methodology has a good ability of convergence and is a good tool to evaluate speed performance of ESD protection devices quantificationally. Analyse results show that speed performance of SCR is superior over ggNMOS in not only triggering but also bypassing ESD currents to recover the voltage towards a safe level.
引用
收藏
页码:477 / 480
页数:4
相关论文
共 50 条
  • [21] Compact modeling of on-chip ESD protection devices using Verilog-A
    IEEE, United States
    不详
    不详
    不详
    不详
    不详
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2006, 6 (1047-1063):
  • [22] Compact Modeling of on-chip ESD protection devices using verilog-A
    Li, Junjun
    Joshi, Sopan
    Barnes, Ryan
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (06) : 1047 - 1063
  • [23] Optimizing circuit performance and ESD protection for high-speed differential I/Os
    Sarbishaei, H.
    Semenov, O.
    Sachdev, M.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 149 - 152
  • [24] Non-Pad-Based in Situ In-Operando CDM ESD Protection Using Internally Distributed Network
    Di, Mengfu
    Li, Cheng
    Pan, Zijin
    Wang, Albert
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1248 - 1256
  • [25] Design and Characterization of ESD Protection Devices for High-Speed I/O in Advanced SOI Technology
    Cao, Shuqing
    Salman, Akram A.
    Chun, Jung-Hoon
    Beebe, Stephen G.
    Pelella, Mario M.
    Dutton, Robert W.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 644 - 653
  • [26] Indeterminateness of protection against lighting strike using surge protection devices
    Zhang, Shi-Chang
    Yan, Ping
    Wang, Jue
    Yuan, Wei-Qun
    Ren, Cheng-Yan
    Shao, Tao
    Gaodianya Jishu/High Voltage Engineering, 2009, 35 (01): : 114 - 119
  • [27] Internal behavior of BCD ESD protection devices under very-fast TLP stress
    Blaho, M
    Pogany, D
    Gomik, E
    Zullino, L
    Morena, E
    Stella, R
    Andreini, A
    Wolf, H
    Gieser, H
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 235 - 240
  • [28] Improvement on CDM ESD Robustness of High-Voltage Tolerant nLDMOS SCR Devices by Using Differential Doped Gate
    Chen, S. -H.
    Linten, D.
    Scholz, M.
    Hellings, G.
    Boschke, R.
    Groeseneken, G.
    Huang, Y. -C.
    Ker, M. -D.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [29] Internal Behavior of BCD ESD protection devices under TLP and very-fast TLP stress
    Blaho, M
    Zullino, L
    Wolf, H
    Stella, R
    Andreini, A
    Gieser, HA
    Pogany, D
    Gornik, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) : 535 - 541
  • [30] Understanding the Mechanisms of Degradation and Failure Observed in ESD Protection Devices Under System-Level Tests
    Pan, Zhihao
    Holland, Steffen
    Schroeder, Dietmar
    Krautschneider, Wolfgang H.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (02) : 187 - 191