Design Space Exploration for Three-dimensional Network-on-chip

被引：0

作者：

Wu, Ji ^{[1
]}

Xie, Dong-qing ^{[1
]}

机构：

[1] Guangzhou Univ, Sch Comp Sci & Educ Software, Guangzhou 510006, Guangdong, Peoples R China

来源：

2015 INTERNATIONAL CONFERENCE ON SOFTWARE, MULTIMEDIA AND COMMUNICATION ENGINEERING (SMCE 2015) | 2015年

关键词：

3D IC design; 3D partition; Cost analysis; PERFORMANCE;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Cost is crucial to volume production of a new technology. Fabrication cost model of 3D IC is studied in this paper, and we find that 3D partition plays an important role in fabrication costs of 3D ICs. The main contribution of this paper is the conclusion of a cost-driven partition method which comes from a lot of experiments. The best way to achieve the least fabrication cost is to divide the circuit into several dies whose areas are optimal. The optimal area is affected by many factors, and can be calculated under a certain circumstance. Using this conclusion, fabrication costs of 2D and 3D ICs are evaluated and the latter show economic superiority when the gate number of IC is large.

引用

页码：129 / 134

页数：6

共 50 条

[21] Traffic-and Thermal-Aware Routing for Throttled Three-Dimensional Network-on-Chip Systems
Lin, Shu-Yen
Yin, Tzu-Chu
Wang, Hao-Yu
Wu, An-Yeu
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 320 - 323
[22] On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration
Abadal, Sergi
Iannazzo, Mario
Nemirovsky, Mario
Cabellos-Aparicio, Albert
Lee, Heekwan
Alarcon, Eduard
IEEE-ACM TRANSACTIONS ON NETWORKING, 2015, 23 (05) : 1501 - 1513
[23] Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach
Lee, Dongjin
Das, Sourav
Kim, Dae Hyun
Doppa, Janardhan Rao
Pande, Partha Pratim
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
[24] Three-dimensional Image Processing VLSI System with Network-on-chip System and Reconfigurable Memory Architecture
Yang, Yun
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (03) : 1345 - 1353
[25] A Generative AI for Heterogeneous Network-on-Chip Design Space Pruning
Mirka, Maxime
France-Pillois, Maxime
Sassatelli, Gilles
Gamatie, Abdoulaye
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1135 - 1138
[26] On the design of a photonic network-on-chip
Shacham, Assaf
Bergman, Keren
Carloni, Luca P.
NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 53 - +
[27] The Chip Is the Network: Toward a Science of Network-on-Chip Design
Marculescu, Radu
Bogdan, Paul
FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2007, 2 (04): : 371 - 461
[28] Efficient Application Specification for Network-on-Chip Exploration
Zhang, Zhe
Hu, Xiaoming
2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, : 368 - 371
[29] A power and energy exploration of Network-on-Chip architectures
Banerjee, Arnab
Mullins, Robert
Moore, Simon
NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 163 - +
[30] A new efficient multi-task applications mapping for three-dimensional Network-on-Chip based MPSoC
Gaffour, Khadidja
Benhaoua, Mohammed Kamel
Benyamina, Abou El Hassan
Singh, Amit Kumar
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (10):

← 1 2 3 4 5 →