Design Space Exploration for Three-dimensional Network-on-chip

被引：0

作者：

Wu, Ji ^{[1
]}

Xie, Dong-qing ^{[1
]}

机构：

[1] Guangzhou Univ, Sch Comp Sci & Educ Software, Guangzhou 510006, Guangdong, Peoples R China

来源：

2015 INTERNATIONAL CONFERENCE ON SOFTWARE, MULTIMEDIA AND COMMUNICATION ENGINEERING (SMCE 2015) | 2015年

关键词：

3D IC design; 3D partition; Cost analysis; PERFORMANCE;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Cost is crucial to volume production of a new technology. Fabrication cost model of 3D IC is studied in this paper, and we find that 3D partition plays an important role in fabrication costs of 3D ICs. The main contribution of this paper is the conclusion of a cost-driven partition method which comes from a lot of experiments. The best way to achieve the least fabrication cost is to divide the circuit into several dies whose areas are optimal. The optimal area is affected by many factors, and can be calculated under a certain circumstance. Using this conclusion, fabrication costs of 2D and 3D ICs are evaluated and the latter show economic superiority when the gate number of IC is large.

引用

页码：129 / 134

页数：6

共 50 条

[41] Network-on-chip architectures and design methodologies
Palesi, Maurizio
Kumar, Shashi
Marculescu, Radu
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 83 - 84
[42] Research on test scheduling of three dimensional network-on-chip with bandwidth division multiplexing
Xu, Chuanpei
Liu, Yang
Mo, Wei
[J]. Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2015, 36 (09): : 2120 - 2128
[43] Floorplanning Exploration and Performance Evaluation of a New Network-on-Chip
Xue, Licheng
Ji, Weixing
Zuo, Qi
Zhang, Yang
[J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 625 - 630
[44] Difference modeling for design space exploration and comparison of three-dimensional structural simulation results
Thelin, Christopher
Bunnell, Spencer
Salmon, John
Gorrell, Steve
[J]. INFORMATION VISUALIZATION, 2019, 18 (04) : 455 - 470
[45] The Design Predictability Concern in Optical Network-on-Chip Design
Ramini, Luca
Bertozzi, Davide
[J]. 2012 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE (ACP), 2012,
[46] Exploration of Network Interface Architectures for a Real-Time Network-on-Chip
Schoeberl, Martin
[J]. 2024 IEEE 27TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING, ISORC 2024, 2024,
[47] Design of a VLSI processor chip for three-dimensional instrumentation
Lee, SW
Hariyama, M
Kameyama, M
[J]. SICE '97 - PROCEEDINGS OF THE 36TH SICE ANNUAL CONFERENCE, INTERNATIONAL SESSION PAPERS, 1997, : 951 - 954
[48] Through Chip Interface Based Three-Dimensional FPGA Architecture Exploration
Hsu, Li-Chung
Motomura, Masato
Take, Yasuhiro
Kuroda, Tadahiro
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (04): : 288 - 297
[49] Resilient Reorder Buffer Design for Network-on-Chip
Xu, Zheng
Abraham, Jacob
[J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 92 - 97
[50] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
Phanibhushana, Bharath
Kundu, Sandip
[J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492

← 1 2 3 4 5 →