An accurate fixed-point 8x8 IDCT algorithm based on 2-D algebraic integer representation

被引:0
|
作者
Amer, Ihab [1 ]
Badawy, Wael [1 ]
Dimitrov, Vassil [1 ]
Jullien, Graham [1 ]
机构
[1] ATIPS, Calgary, AB, Canada
关键词
iDCT; fixed-point; algebraic integers; MPEG; video coding;
D O I
10.1117/12.740227
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
This paper proposes an algorithm that is based on the application of Algebraic Integer (AI) representation of numbers on the AAN fast Inverse Discrete Cosine Transform (IDCT) algorithm. AI representation allows for maintaining an error-free representation of IDCT until the last step of each 1-D stage of the algorithm, where a reconstruction step from the AI domain to the fixed precision binary domain is required. This delay in introducing the rounding error prevents the accumulation of error throughout the calculations, which leads to the reported high-accuracy results. The proposed algorithm is simple and well suited for hardware implementation due to the absence of computationally extensive multiplications. The obtained results confirm the high accuracy of the proposed algorithm compared to other fixed-point implementations of IDCT.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] A Fast and Concise Parallel Implementation of the 8x8 2D IDCT using Halide
    Johnson, Martin
    Playne, Daniel
    [J]. 2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 167 - 174
  • [22] A Row-Parallel 8 x 8 2-D DCT Architecture Using Algebraic Integer-Based Exact Computation
    Madanayake, Arjuna
    Cintra, Renato J.
    Onen, Denis
    Dimitrov, Vassil S.
    Rajapaksha, Nilanka
    Bruton, L. T.
    Edirisuriya, Amila
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (06) : 915 - 929
  • [23] Low cost high throughput pipelined architecture of 2-D 8x8 integer transforms for H.264/AVC
    Sharma, Meeturani
    Tiwari, Honey Durga
    Cho, Yong Beom
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (08) : 1033 - 1045
  • [24] Fixed-point IDCT without multiplications based on BG Lee's algorithm
    Zhu, Pingping
    Liu, Jianguo
    Dai, Shengkui
    [J]. DIGITAL SIGNAL PROCESSING, 2009, 19 (04) : 770 - 777
  • [25] Finite wordlength effects analysis and wordlength optimization of a multiplier-adder based 8x8 2D-IDCT architecture
    Kim, S
    Sung, WY
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 672 - 675
  • [26] Implementation of 2-D IDCT based on distributed algorithm
    Chen Peijiang
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE INFORMATION COMPUTING AND AUTOMATION, VOLS 1-3, 2008, : 1292 - 1295
  • [27] A high-performance low-power 2-D 8 x 8 IDCT processor with asynchronous pipeline
    Xu, M
    Jian, G
    Jie, C
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 290 - 293
  • [28] Parallel-pipeline 8x8 forward 2-D ICT processor chip for image coding
    Ruiz, GA
    Michell, JA
    Burón, AM
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (02) : 714 - 723
  • [29] Design and Analysis of a novel 8X8 bit signed/unsigned synchronous MAC architecture using clock gating scheme for fixed-point arithmetic
    Sarma, Rajkumar
    Dhariwal, Sandeep
    Jain, Shruti
    [J]. 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 423 - 429
  • [30] FPGA Implementation of Pipelined 8x8 2-D DCT and IDCPla Structure for H.264 Protocol
    Srivastava, Pankaj Kumar
    Jakkani, Anil Kumar
    [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,