共 50 条
- [21] A Fast and Concise Parallel Implementation of the 8x8 2D IDCT using Halide [J]. 2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 167 - 174
- [25] Finite wordlength effects analysis and wordlength optimization of a multiplier-adder based 8x8 2D-IDCT architecture [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 672 - 675
- [26] Implementation of 2-D IDCT based on distributed algorithm [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE INFORMATION COMPUTING AND AUTOMATION, VOLS 1-3, 2008, : 1292 - 1295
- [27] A high-performance low-power 2-D 8 x 8 IDCT processor with asynchronous pipeline [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 290 - 293
- [29] Design and Analysis of a novel 8X8 bit signed/unsigned synchronous MAC architecture using clock gating scheme for fixed-point arithmetic [J]. 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 423 - 429
- [30] FPGA Implementation of Pipelined 8x8 2-D DCT and IDCPla Structure for H.264 Protocol [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,