A flexible data-interlacing architecture for full-search block-matching algorithm

被引：0

作者：

Lai, YK

Chen, LG

Lee, YP

机构：

来源：

IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 1997年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a data-interlacing architecture with two-dimensional (2-D) data-reuse for full-search block-matching algorithm. Based on some cascading strategies, the same chips can be flexibly cascaded for different block sizes, search ranges, and pixel rates. In addition, the cascading chips can efficiently reuse data to decrease external memory accesses and achieve a high throughput rate. Our results demonstrate that the architecture with 2-D data-reuse is a flexible, low-pin-counts, high-throughput, and cascadable solution for full search block-matching algorithm.

引用

页码：96 / 104

页数：9

共 50 条

[31] A NOVEL MODULAR SYSTOLIC ARRAY ARCHITECTURE FOR FULL-SEARCH BLOCK MATCHING MOTION ESTIMATION
YEO, HG
HU, YH
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 407 - 416
[32] Conservative Approximation-Based Full-Search Block Matching Algorithm Architecture for QCIF Digital Video Employing Systolic Array Architecture
Hegde, Ganapathi
Krishna, Amritha R. S.
Vaya, Pukhraj
[J]. ETRI JOURNAL, 2015, 37 (04) : 772 - 779
[33] Flexible VLSI architecture for block-matching motion estimation
Lee, HK
Nam, JY
Choi, JS
Ha, YH
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (06) : 752 - 758
[34] Buffer size optimization for full-search block matching algorithms
Yeh, YH
Lee, CY
[J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 76 - 85
[35] Scalable VLSI architectures for full-search block matching algorithms
Yeh, YH
Lee, CY
[J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1035 - 1038
[36] A simple and efficient block motion estimation algorithm based on full-search array architecture
Huang, SY
Tsai, WC
[J]. SIGNAL PROCESSING-IMAGE COMMUNICATION, 2004, 19 (10) : 975 - 992
[37] VLSI Architecture for Block-Matching Motion Estimation Algorithm
Hsieh, Chaur-Heh
Lin, Ting-Pang
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) : 169 - 175
[38] A novel low-power full-search block-matching motion-estimation design for H.263+
Shen, JF
Wang, TC
Chen, LG
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (07) : 890 - 897
[39] A new motion estimation architecture for block-matching algorithm
Yang, Lynn
Ahmadi, Majid
[J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 988 - 992
[40] A DESIGN OF PIPELINED ARCHITECTURE FOR HIERARCHICAL BLOCK-MATCHING ALGORITHM
KIM, HC
MAENG, SR
CHO, JW
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (05) : 586 - 595

← 1 2 3 4 5 →