High performance timing-driven rank filter

被引：1

作者：

Szanto, Peter ^{[1
]}

Feher, Bela ^{[1
]}

Szedo, Gabor ^{[2
]}

机构：

[1] Budapest Univ Technol & Econ, Dept Measurement & Informat Syst, Budapest, Hungary

[2] Xilinx Inc, San Jose, CA 95124 USA

来源：

2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年

关键词：

D O I：

10.1109/ICECS.2006.379898

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an FPGA implementation of a high performance rank filter for video and image processing. The architecture exploits the features of current FPGAs and offers tradeoff between complexity and clock speed. By maximizing the operating frequency the complexity of the filter structure can be considerably reduced compared to previous 2D architectures.

引用

页码：752 / +

页数：2

共 50 条

[1] High-Performance Timing-Driven Rank Filter
Szanto, Peter
Szedo, Gabor
Feher, Bela
VLSI DESIGN, 2008,
[2] AN ADAPTIVE TIMING-DRIVEN PLACEMENT FOR HIGH-PERFORMANCE VLSIS
SUTANTHAVIBUL, S
SHRAGOWITZ, E
LIN, RB
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (10) : 1488 - 1498
[3] BOOST PROGRAMMABLE LOGIC PERFORMANCE WITH TIMING-DRIVEN TOOLS
CONNER, D
EDN, 1993, 38 (03) : 47 - &
[4] TIMING-DRIVEN PARTIAL SCAN
JOU, JY
CHENG, KT
IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 52 - 59
[5] Timing-driven maze routing
Hur, SW
Jagannathan, A
Lillis, J
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (02) : 234 - 241
[6] Timing-driven circuit implementation
Karayiannis, D
Tragoudas, S
VLSI DESIGN, 1998, 7 (02) : 211 - 224
[7] A flat, timing-driven design system for a high-performance CMOS processor chipset
Koehl, J
Baur, U
Ludwig, T
Kick, B
Pflueger, T
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 312 - 320
[8] High-performance FIR generation based on a timing-driven architecture and component selection method
Kao, JCY
Su, CF
Wu, ACH
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 759 - 762
[9] A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design
Xu, JY
Hong, XL
Tong, J
Ling, Z
Jun, G
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 677 - 682
[10] Design and implementation of high speed TDI CCD timing-driven circuits
李波
徐正平
李军
黄厚田
王德江
Journal of Measurement Science and Instrumentation, 2012, 3 (02) : 185 - 190

← 1 2 3 4 5 →