High performance timing-driven rank filter

被引：1

作者：

Szanto, Peter ^{[1
]}

Feher, Bela ^{[1
]}

Szedo, Gabor ^{[2
]}

机构：

[1] Budapest Univ Technol & Econ, Dept Measurement & Informat Syst, Budapest, Hungary

[2] Xilinx Inc, San Jose, CA 95124 USA

来源：

2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年

关键词：

D O I：

10.1109/ICECS.2006.379898

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an FPGA implementation of a high performance rank filter for video and image processing. The architecture exploits the features of current FPGAs and offers tradeoff between complexity and clock speed. By maximizing the operating frequency the complexity of the filter structure can be considerably reduced compared to previous 2D architectures.

引用

页码：752 / +

页数：2

共 50 条

[31] An Analytical Timing-Driven Algorithm for Detailed Placement
Monteiro, Jucemar
Flach, Guilherme
Johann, Marcelo
Guntzel, Jose L. A.
2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
[32] Timing-driven Steiner trees are (practically) free
Alpert, Charles J.
Kahng, Andrew B.
Sze, C. N.
Wang, Qinke
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 389 - +
[33] An analytical timing-driven placer for modern heterogeneous FPGAsAn analytical timing-driven placer...Z. Lin et al.
Zhifeng Lin
Yilu Chen
Yanyue Xie
Chuandong Chen
Jun Yu
Jianli Chen
The Journal of Supercomputing, 2025, 81 (1)
[34] A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design
Xu, Jingyu
Hong, Xianlong
Jing, Tong
Zhang, Ling
Gu, Jun
INTEGRATION-THE VLSI JOURNAL, 2006, 39 (04) : 457 - 473
[35] Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
Wang, Chris
Lemieux, Guy G. F.
FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 153 - 162
[36] A timing-driven approach to synthesize fast barrel shifters
Das, Sabyasachi
Khatri, Sunil P.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (01) : 31 - 35
[37] A novel timing-driven placement using genetic algorithm
Yoshikawa, M
Terai, H
Fujita, T
Yamauchi, H
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 237 - 242
[38] Timing-driven global routing with efficient buffer insertion
Xu, JY
Hong, XL
Jing, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (11) : 3188 - 3195
[39] A FAST AND EFFECTIVE TIMING-DRIVEN PLACEMENT TOOL FOR FPGAs
Khalid, Mohammed A. S.
Xu, Yonghong
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (04) : 663 - 673
[40] A Flat Timing-Driven Placement Flow for Modern FPGAs
Martin, Timothy
Maarouf, Dani
Abuowaimer, Ziad
Alhyari, Abeer
Grewal, Gary
Areibi, Shawki
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,

← 1 2 3 4 5 →