High performance timing-driven rank filter

被引：1
|
作者：
Szanto, Peter [1 ]
Feher, Bela [1 ]
Szedo, Gabor [2 ]
机构：
[1] Budapest Univ Technol & Econ, Dept Measurement & Informat Syst, Budapest, Hungary
[2] Xilinx Inc, San Jose, CA 95124 USA
来源：
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年
关键词：
D O I：
10.1109/ICECS.2006.379898
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an FPGA implementation of a high performance rank filter for video and image processing. The architecture exploits the features of current FPGAs and offers tradeoff between complexity and clock speed. By maximizing the operating frequency the complexity of the filter structure can be considerably reduced compared to previous 2D architectures.
引用
收藏
页码：752 / +
页数：2
相关论文
共 50 条
  • [41] Timing-driven floorplanning algorithm for Building Block Layout
    Kong, TM
    Hong, XL
    FOURTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS, 1996, 2644 : 477 - 482
  • [42] Optimality and stability study of timing-driven placement algorithms
    Cong, J
    Romesis, M
    Xie, M
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 472 - 478
  • [43] AIR: A Fast but Lazy Timing-Driven FPGA Router
    Murray, Kevin E.
    Zhong, Sheng
    Betz, Vaughn
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 338 - 344
  • [44] Timing-driven global routing with efficient buffer insertion
    Xu, JY
    Hong, XL
    Jing, T
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2449 - 2452
  • [45] Timing-driven Steiner tree construction among the obstacles
    Huang, Hsin-Hsiung
    Chang, Shu-Ping
    Lin, Yu-Cheng
    Hsieh, Rai-Mng
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 536 - +
  • [46] A timing-driven algorithm for leakage reduction in MTCMOS FPGAs
    Hassan, Hassan
    Anis, Mohab
    Elmasry, Mohamed
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 678 - +
  • [47] Timing-Driven High-Level Synthesis for Continuous-Flow Microfluidic Biochips
    Ye, Zhengyang
    Chen, Zhisheng
    Pan, Youlin
    Liu, Genggeng
    Guo, Wenzhong
    Ho, Tsung-Yi
    Huang, Xing
    2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
  • [48] Two Approaches for Timing-Driven Placement by Lagrangian Relaxation
    Wu, Gang
    Chu, Chris
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2093 - 2105
  • [49] Timing-driven optimization using lookahead logic circuits
    Choudhury, Mihir
    Mohanram, Kartik
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 390 - 395
  • [50] A new timing-driven standard cell placement algorithm
    Chi, JC
    Feng, JM
    Chi, MC
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 184 - 187
12345