AN ADAPTIVE TIMING-DRIVEN PLACEMENT FOR HIGH-PERFORMANCE VLSIS

被引：2
|
作者：
SUTANTHAVIBUL, S
SHRAGOWITZ, E
LIN, RB
机构：
[1] IBM CORP, DIV ENTERPRISE SYST, KINGSTON, NY 12401 USA
[2] UNIV MINNESOTA, DEPT COMP SCI, MINNEAPOLIS, MN 55455 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 10期
关键词：
D O I：
10.1109/43.256922
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an application of constructive successive augmentation methodology to VLSI placement under constraints on routability, area and timing. To improve effectiveness of decision making, the placement algorithm uses adaptive and look-ahead procedures. This methodology was implemented in the placer-router JUNE for macrocell-library-based sea-of-gates design style with over-the-cell routing. JUNE achieves high utilization of area and timing requirements for real-life designs.
引用
收藏
页码：1488 / 1498
页数：11
相关论文
共 50 条
  • [1] High-Performance Timing-Driven Rank Filter
    Szanto, Peter
    Szedo, Gabor
    Feher, Bela
    VLSI DESIGN, 2008,
  • [2] A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs
    Koide, T
    Wakabayashi, S
    Ono, M
    Nishimaru, Y
    Yoshida, N
    INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) : 53 - 77
  • [3] Par-POPINS: A timing-driven parallel placement method with the Elmore delay model for row based VLSIs
    Koide, T
    Ono, M
    Wakabayashi, S
    Nishimaru, Y
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 133 - 140
  • [4] High performance timing-driven rank filter
    Szanto, Peter
    Feher, Bela
    Szedo, Gabor
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 752 - +
  • [5] A flat, timing-driven design system for a high-performance CMOS processor chipset
    Koehl, J
    Baur, U
    Ludwig, T
    Kick, B
    Pflueger, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 312 - 320
  • [6] Timing-driven placement by grid-warping
    Xiu, Z
    Rutenbar, RA
    42nd Design Automation Conference, Proceedings 2005, 2005, : 585 - 590
  • [7] Buffer insertion during timing-driven placement
    Papa, D.A., 2013, Springer Verlag (166 LNEE):
  • [8] Timing-Driven Placement for Carbon Nanotube Circuits
    Wang, Chen
    Jiang, Li
    Hu, Shiyan
    Li, Tianjian
    Liang, Xiaoyao
    Jing, Naifeng
    Qian, Weikang
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 362 - 367
  • [9] An Analytical Timing-Driven Algorithm for Detailed Placement
    Monteiro, Jucemar
    Flach, Guilherme
    Johann, Marcelo
    Guntzel, Jose L. A.
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
  • [10] High-performance FIR generation based on a timing-driven architecture and component selection method
    Kao, JCY
    Su, CF
    Wu, ACH
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 759 - 762
12345