AN ADAPTIVE TIMING-DRIVEN PLACEMENT FOR HIGH-PERFORMANCE VLSIS

被引：2
|
作者：
SUTANTHAVIBUL, S
SHRAGOWITZ, E
LIN, RB
机构：
[1] IBM CORP, DIV ENTERPRISE SYST, KINGSTON, NY 12401 USA
[2] UNIV MINNESOTA, DEPT COMP SCI, MINNEAPOLIS, MN 55455 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 10期
关键词：
D O I：
10.1109/43.256922
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an application of constructive successive augmentation methodology to VLSI placement under constraints on routability, area and timing. To improve effectiveness of decision making, the placement algorithm uses adaptive and look-ahead procedures. This methodology was implemented in the placer-router JUNE for macrocell-library-based sea-of-gates design style with over-the-cell routing. JUNE achieves high utilization of area and timing requirements for real-life designs.
引用
收藏
页码：1488 / 1498
页数：11
相关论文
共 50 条
  • [21] An Effective Timing-Driven Detailed Placement Algorithm for FPGAs
    Dhar, Shounak
    Iyer, Mahesh A.
    Adya, Saurabh
    Singhal, Love
    Rubanov, Nikolay
    Pan, David Z.
    ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 151 - 158
  • [22] A novel net weighting algorithm for timing-driven placement
    Kong, T
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 172 - 176
  • [23] Timing-driven placement based on path topology analysis
    Cheng, F
    Mao, J
    Li, XC
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (08): : 2227 - 2230
  • [24] Methods of improving rout ability in timing-driven placement
    Hou, WT
    Hong, XL
    Wu, WM
    Cai, YC
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 110 - 113
  • [25] A timing-driven macro-cell placement algorithm
    Mo, F
    Tabbara, A
    Brayton, RK
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 322 - 327
  • [26] Enhancing timing-driven FPGA placement for pipelined netlists
    Eguro, Ken
    Hauck, Scott
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 34 - 37
  • [27] An analytic placer for mixed-size placement and timing-driven placement
    Kahng, AB
    Wang, Q
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 565 - 572
  • [28] A Novel Net Weighting Algorithm for Power and Timing-Driven Placement
    Chentouf, Mohamed
    Ismaili, Zine El Abidine Alaoui
    VLSI DESIGN, 2018,
  • [29] Clock-Tree-Aware Incremental Timing-Driven Placement
    Livramento, Vinicius
    Netto, Renan
    Guth, Chrystian
    Guntzel, Jose Luis
    Dos Santos, Luiz C. V.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (03)
  • [30] Timing-driven placement for heterogeneous field programmable gate array
    Hu, Bo
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 551 - 556
12345