AN ADAPTIVE TIMING-DRIVEN PLACEMENT FOR HIGH-PERFORMANCE VLSIS

被引：2
|
作者：
SUTANTHAVIBUL, S
SHRAGOWITZ, E
LIN, RB
机构：
[1] IBM CORP, DIV ENTERPRISE SYST, KINGSTON, NY 12401 USA
[2] UNIV MINNESOTA, DEPT COMP SCI, MINNEAPOLIS, MN 55455 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 10期
关键词：
D O I：
10.1109/43.256922
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an application of constructive successive augmentation methodology to VLSI placement under constraints on routability, area and timing. To improve effectiveness of decision making, the placement algorithm uses adaptive and look-ahead procedures. This methodology was implemented in the placer-router JUNE for macrocell-library-based sea-of-gates design style with over-the-cell routing. JUNE achieves high utilization of area and timing requirements for real-life designs.
引用
收藏
页码：1488 / 1498
页数：11
相关论文
共 50 条
  • [11] Routing-aware Incremental Timing-driven Placement
    Monteiro, Jucemar
    Darav, Nima Karimpour
    Flach, Guilherme
    Fogaca, Mateus
    Reis, Ricardo
    Kennings, Andrew
    Johann, Marcelo
    Behjat, Laleh
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 290 - 295
  • [12] Quadratic Timing Objectives for Incremental Timing-Driven Placement Optimization
    Fogaca, Mateus
    Hach, Guilherme
    Monteiro, Jucemar
    Johann, Marcelo
    Reis, Ricardo
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 620 - 623
  • [13] Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
    Wang, Chris
    Lemieux, Guy G. F.
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 153 - 162
  • [14] A novel timing-driven placement using genetic algorithm
    Yoshikawa, M
    Terai, H
    Fujita, T
    Yamauchi, H
    2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 237 - 242
  • [15] A FAST AND EFFECTIVE TIMING-DRIVEN PLACEMENT TOOL FOR FPGAs
    Khalid, Mohammed A. S.
    Xu, Yonghong
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (04) : 663 - 673
  • [16] A Flat Timing-Driven Placement Flow for Modern FPGAs
    Martin, Timothy
    Maarouf, Dani
    Abuowaimer, Ziad
    Alhyari, Abeer
    Grewal, Gary
    Areibi, Shawki
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [17] Optimality and stability study of timing-driven placement algorithms
    Cong, J
    Romesis, M
    Xie, M
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 472 - 478
  • [18] Two Approaches for Timing-Driven Placement by Lagrangian Relaxation
    Wu, Gang
    Chu, Chris
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2093 - 2105
  • [19] A new timing-driven standard cell placement algorithm
    Chi, JC
    Feng, JM
    Chi, MC
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 184 - 187
  • [20] A GA-based timing-driven placement technique
    Yoshikawa, M
    Terai, H
    ICCIMA 2005: SIXTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, PROCEEDINGS, 2005, : 74 - 79
12345