AN ADAPTIVE TIMING-DRIVEN PLACEMENT FOR HIGH-PERFORMANCE VLSIS

被引：2
|
作者：
SUTANTHAVIBUL, S
SHRAGOWITZ, E
LIN, RB
机构：
[1] IBM CORP, DIV ENTERPRISE SYST, KINGSTON, NY 12401 USA
[2] UNIV MINNESOTA, DEPT COMP SCI, MINNEAPOLIS, MN 55455 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 10期
关键词：
D O I：
10.1109/43.256922
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an application of constructive successive augmentation methodology to VLSI placement under constraints on routability, area and timing. To improve effectiveness of decision making, the placement algorithm uses adaptive and look-ahead procedures. This methodology was implemented in the placer-router JUNE for macrocell-library-based sea-of-gates design style with over-the-cell routing. JUNE achieves high utilization of area and timing requirements for real-life designs.
引用
收藏
页码：1488 / 1498
页数：11
相关论文
共 50 条
  • [31] A path-based timing-driven quadratic placement algorith
    Hou, WT
    Hong, XL
    Wu, WM
    Cai, YC
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 745 - 748
  • [32] Timing-Driven and Placement-Aware Multibit Register Composition
    Seitanidis, Ioannis
    Dimitrakopoulos, Giorgos
    Mattheakis, Pavlos M.
    Masse-Navette, Laurent
    Chinnery, David
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (08) : 1501 - 1514
  • [33] A sensitivity-based timing-driven fast placement algorithm
    Zhang, J.-L. (hnu.zjl@gmail.com), 2012, Chinese Institute of Electronics (40):
  • [34] Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths
    Nikolic, Stefan
    Zgheib, Grace
    Ienne, Paolo
    2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 153 - 161
  • [35] An integrated approach to timing-driven synthesis and placement of arithmetic circuits
    Shin, K
    Kim, T
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 155 - 158
  • [36] An LP-based methodology for improved timing-driven placement
    Wang, Qingzhou
    Lillis, John
    Sanyal, Shubhankar
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1139 - 1143
  • [37] Timing-driven placement based on monotone cell ordering constraints
    Hwang, Chanseok
    Pedram, Massoud
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 201 - 206
  • [38] A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design
    Xu, Jingyu
    Hong, Xianlong
    Jing, Tong
    Zhang, Ling
    Gu, Jun
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (04) : 457 - 473
  • [39] Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints
    Lin, Zhifeng
    Xie, Yanyue
    Qian, Gang
    Chen, Jianli
    Wang, Sifei
    Yu, Jun
    Chang, Yao-Wen
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1564 - 1569
  • [40] Individual wire-length prediction with application to timing-driven placement
    Liu, QH
    Hu, B
    Marek-Sadowska, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1004 - 1014
12345