TIMING-DRIVEN PARTIAL SCAN

被引：1

作者：

JOU, JY ^{[1
]}

CHENG, KT ^{[1
]}

机构：

[1] UNIV CALIF SANTA BARBARA,SANTA BARBARA,CA 93106

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1995年 / 12卷 / 04期

关键词：

D O I：

10.1109/54.491238

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This partial scan approach reduces area overhead and performance degradation caused by test logic. Given an initial design that meets a target speed, the authors' algorithm selects a set of scan flip-flops that allows the circuit to meet performance requirements after the scan logic is added. if no such set exists, the algorithm selects a set that minimizes the total area increase caused by the scan logic and the subsequent performance optimization the circuit requires to meet target speed.

引用

页码：52 / 59

页数：8

共 50 条

[1] A proposal for routing-based timing-driven scan chain ordering
Gupta, P
Kahng, AB
Mantik, S
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 339 - 343
[2] Timing-driven maze routing
Hur, SW
Jagannathan, A
Lillis, J
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (02) : 234 - 241
[3] Timing-driven circuit implementation
Karayiannis, D
Tragoudas, S
VLSI DESIGN, 1998, 7 (02) : 211 - 224
[4] Integrated timing-driven approach to the FPGA layout
Danek, M
Muzikár, Z
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 693 - 696
[5] Timing-driven entire spacing global routing
Xu, Guoqing
Zhao, Wenqing
Tang, Pushan
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1998, 26 (08): : 135 - 138
[6] An Iterative Synthesis Method For Timing-driven Design
Jie, Zhang
Lin, Jin
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[7] Timing-driven logic bi-decomposition
Cortadella, J
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) : 675 - 685
[8] Timing-driven partitioning system for multiple FPGAs
Univ of Washington, Seattle, United States
VLSI Des, 4 (309-328):
[9] Timing-driven placement by grid-warping
Xiu, Z
Rutenbar, RA
42nd Design Automation Conference, Proceedings 2005, 2005, : 585 - 590
[10] Timing-driven decomposition of a fast barrel shifter
Das, Sabyasachi
Khatri, Sunil P.
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 476 - 479

← 1 2 3 4 5 →