ADVANCED N-CHANNEL LDMOS WITH ULTRALOW SPECIFIC ON-RESISTANCE BY 0.18 μm EPITAXIAL BCD TECHNOLOGY

被引：0
|
作者：
Yao, Yao [1 ]
Hu, Linhui [2 ]
Wang, Gangning [2 ]
Pu, Shanon [2 ]
Lin, Min-Zhi [1 ]
Ye, Zhiyuan [1 ]
Wang, Peng-Fei [1 ]
机构：
[1] Fudan Univ, Sch Microelect, Shanghai 200433, Peoples R China
[2] Semicond Mfg Int Corp, Shanghai 201203, Peoples R China
来源：
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2018年
关键词：
6; V;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An advanced n-channel LDMOS (nLDMOS) by 0.18 mu m epitaxial BCD Technology is proposed with the best-in-class performance. Thin drift region oxidation by independent LOCOS process is adopted and optimized to improve the trade-off between breakdown voltage (BV) and specific ON-resistance (R-on,R-sp). Both P-Body and N-Drift region vertical doping optimization is developed accordingly to improve the reliability of the device. Both 20 V and 30 V nLDMOS devices are designed, and experimental results show that ultralow Ron, sp has been demonstrated (i.e., R-on,R- sp = 6.5 m Omega center dot mm(2) for BV = 27.6 V, R-on,R- sp = 9.6 m Omega center dot mm(2) for BV = 37.3 V, respectively). Moreover, the electrical safe operating area (SOA) and hot-carrier injection (HCI) are also improved.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] An Ultralow Specific On-Resistance 200V LDMOS for Voltage Extension of a 0.18μm BCD Process
    Qiao, Ming
    Liu, Wenliang
    Yuan, Liu
    Xu, Penglong
    Ma, Chunxia
    Lin, Feng
    Liu, Kejun
    Guo, Yin
    Lin, Zhiyu
    Zhang, Sen
    Zhang, Bo
    2022 IEEE 34TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2022, : 149 - 152
  • [2] Towards ultimate scaling of LDMOS with Ultralow Specific On-resistance
    Mehrotra, Saumitra
    Radic, Ljubo
    Grote, Bernhard
    Saxena, Tanuj
    Qin, Ganming
    Khemka, Vishnu
    Thomas, Tania
    Gibson, Mark
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 42 - 45
  • [3] A low on-resistance buried current path SOI p-channel LDMOS compatible with n-channel LDMOS
    周坤
    罗小蓉
    范远航
    罗尹春
    胡夏融
    张波
    Chinese Physics B, 2013, 22 (06) : 546 - 552
  • [4] A 0.25 μm 700 V BCD Technology with Ultra-low Specific On-resistance SJ-LDMOS
    He, Nailong
    Zhang, Sen
    Zhu, Xuhan
    Li, Xuchao
    Wang, Hao
    Zhang, Wentong
    He, Boyong
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 419 - 422
  • [5] A low on-resistance buried current path SOI p-channel LDMOS compatible with n-channel LDMOS
    Zhou Kun
    Luo Xiao-Rong
    Fan Yuan-Hang
    Luo Yin-Chun
    Hu Xia-Rong
    Zhang Bo
    CHINESE PHYSICS B, 2013, 22 (06)
  • [6] Analyses and Experiments of Ultralow Specific On-Resistance LDMOS With Integrated Diodes
    Wei, Jie
    Dai, Kaiwei
    Luo, Xiaorong
    Ma, Zhen
    Li, Jie
    Li, Congcong
    Zhang, Bo
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1161 - 1165
  • [7] A Novel LDMOS with Ultralow Specific on-Resistance and Improved Switching Performance
    Wu, Lijuan
    Wu, Haifeng
    Zeng, Jinsheng
    Chen, Xing
    Su, Shaolian
    SILICON, 2022, 14 (11) : 5983 - 5991
  • [8] A Novel LDMOS with Ultralow Specific on-Resistance and Improved Switching Performance
    Lijuan Wu
    Haifeng Wu
    Jinsheng Zeng
    Xing Chen
    Shaolian Su
    Silicon, 2022, 14 : 5983 - 5991
  • [9] A RESURF-Enhanced p-Channel Trench SOI LDMOS With Ultralow Specific ON-Resistance
    Zhou, Kun
    Luo, Xiaorong
    Xu, Qing
    Li, Zhaoji
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2466 - 2472
  • [10] A Study of n-LDMOS Off-state Breakdown Degradation with 0.18μm BCD Technology
    Lin, Feng
    Yang, Bin
    Sun, Guipeng
    Chen, Shuxian
    Li, Chunxu
    Huang, Yu
    Wang, Qiong
    Liu, Siyang
    2019 IEEE 26TH INTERNATIONAL SYMPOSIUM ON PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2019,
12345