Towards ultimate scaling of LDMOS with Ultralow Specific On-resistance

被引:0
|
作者
Mehrotra, Saumitra [1 ]
Radic, Ljubo [1 ]
Grote, Bernhard [1 ]
Saxena, Tanuj [1 ]
Qin, Ganming [1 ]
Khemka, Vishnu [1 ]
Thomas, Tania [2 ]
Gibson, Mark [2 ]
机构
[1] NXP Semicond, Chandler, AZ 85224 USA
[2] NXP Semicond, Austin, TX USA
关键词
LDMOS; Trench; RON*A;
D O I
10.1109/ispsd46842.2020.9170198
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents the silicon demonstration of a novel Trench MOSFET with ultra-low specific on-resistance Ron*A. With drain and source contact placement at the top silicon surface, our device combines the benefits of vertical current flow as leveraged in discrete power devices with ease of CMOS platform integration that has been a key advantage of LDMOS transistors commonly used in BCD technologies. Our unique process flow provides for an asymmetric placement of the field-plate inside the trench enabling best-in-class performance of Ron*A=53m Omega mm(2) with a break-down voltage BV=127V. The performance is greater than 2 times compared to the best BCD technology and similar to the record performance of Ref [2] with a simpler process.
引用
收藏
页码:42 / 45
页数:4
相关论文
共 50 条
  • [1] Analyses and Experiments of Ultralow Specific On-Resistance LDMOS With Integrated Diodes
    Wei, Jie
    Dai, Kaiwei
    Luo, Xiaorong
    Ma, Zhen
    Li, Jie
    Li, Congcong
    Zhang, Bo
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1161 - 1165
  • [2] A Novel LDMOS with Ultralow Specific on-Resistance and Improved Switching Performance
    Wu, Lijuan
    Wu, Haifeng
    Zeng, Jinsheng
    Chen, Xing
    Su, Shaolian
    SILICON, 2022, 14 (11) : 5983 - 5991
  • [3] A Novel LDMOS with Ultralow Specific on-Resistance and Improved Switching Performance
    Lijuan Wu
    Haifeng Wu
    Jinsheng Zeng
    Xing Chen
    Shaolian Su
    Silicon, 2022, 14 : 5983 - 5991
  • [4] Accumulation-Mode High Voltage SOI LDMOS with Ultralow Specific On-resistance
    Wei, Jie
    Luo, Xiaorong
    Zhang, Yanhui
    Li, Pengcheng
    Zhou, Kun
    Li, Zhaoji
    Lei, Dameng
    He, Fanzhou
    Zhang, Bo
    2015 IEEE 27TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2015, : 185 - 188
  • [5] Ultralow specific ON-resistance high-k LDMOS with vertical field plate
    Lijuan Wu
    Limin Hu
    Lin Zhu
    Hang Yang
    Bing Lei
    Haiqing Xie
    Journal of Semiconductors, 2018, (10) : 57 - 61
  • [6] Ultralow specific ON-resistance high-k LDMOS with vertical field plate
    Lijuan Wu
    Limin Hu
    Lin Zhu
    Hang Yang
    Bing Lei
    Haiqing Xie
    Journal of Semiconductors, 2018, 39 (10) : 57 - 61
  • [7] Ultralow specific ON-resistance high-k LDMOS with vertical field plate
    Wu, Lijuan
    Hu, Limin
    Zhu, Lin
    Yang, Hang
    Lei, Bing
    Xie, Haiqing
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (10)
  • [8] Experimental Realization of Ultralow ON-Resistance LDMOS With Optimized Layout
    Wei, Jie
    Ma, Zhen
    Luo, Xiaorong
    Li, Congcong
    Song, Hua
    Zhang, Sen
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (08) : 4168 - 4172
  • [9] Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect
    Xu Qing
    Luo Xiaorong
    Zhou Kun
    Tian Ruichao
    Wei Jie
    Fan Yuanhang
    Zhang Bo
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (02)
  • [10] Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect
    徐青
    罗小蓉
    周坤
    田瑞超
    魏杰
    范远航
    张波
    Journal of Semiconductors, 2015, 36 (02) : 103 - 109