3D fracture mechanics analysis of underfill delamination for flip chip packages

被引:5
|
作者
Zhang, Zhen [1 ]
Zhai, Charlie J. [1 ]
Master, Raj N. [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94085 USA
关键词
underfill; delamination; 3D; FEA;
D O I
10.1109/ITHERM.2008.4544343
中图分类号
O414.1 [热力学];
学科分类号
摘要
In flip-chip package, the mismatch of thermal expansion coefficients between the silicon die, copper heat spreader and packaging substrate induces concentrated stress field around the edges and corners of silicon die during assembly, testing and services. The concentrated stresses result in delamination on various interfaces involving a range of length scales from hundreds of nanometers to millimeters. Among these failures underfill delamination is a dominant failure mode. In this paper, a full parametric 3D model of flip chip package with heat spreader is developed with the capability of explicit modeling of 3D cracks. The crack driving force is computed as the functions of underfill properties including coefficient of thermal expansion and Young's modulus, as well as underfill fillet dimensions. The impact of different shapes of crack front is also investigated. The results show that underfill properties need to be optimized to minimize the occurrence of underfill delamination at the die corner. The results also show that there exists an optimal range of underfill fillet height to balance the manufacturability and reliability.
引用
收藏
页码:751 / 755
页数:5
相关论文
共 50 条
  • [41] Analysis of delamination and fracture in IC packages
    Wang, Jun
    Yang, Fan
    Chen, Da-Peng
    Xinan Jiaotong Daxue Xuebao/Journal of Southwest Jiaotong University, 2002, 37 (02):
  • [42] Modeling of flip-chip underfill delamination and cracking with five input manufacturing variables
    Yang, Ying
    Toure, Mamadou Kabirou
    Souare, Papa Momar
    Duchesne, Eric
    Sylvestre, Julien
    MICROELECTRONICS RELIABILITY, 2022, 132
  • [43] The effect of flux residue and substrate wettability on underfill flow process in flip chip packages
    Wang, Jinlin
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 467 - 473
  • [44] Interfacial fracture toughness test methododology for flip chip underfill encapsulant
    Pang, HLJ
    Zhang, XR
    Lim, CH
    Shi, XQ
    Wang, ZP
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1640 - 1644
  • [45] Effect of moisture on underfill interfacial adhesion and packages flexural strength in flip chip packaging
    Endut, Zulkarnain
    Ahmad, Ibrahim
    Zaharim, Azami
    Sukemi, Norazham Mohd
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 879 - 884
  • [46] Effect of Warpage of Flip Chip Packages Due to the Underfill Encapsulating Process on Interconnect Reliability
    Katsurayama, Satoru
    Tohmyoh, Hironori
    JOURNAL OF ELECTRONIC PACKAGING, 2009, 131 (03) : 0310051 - 0310055
  • [47] Underfill filler settling effect on the die backside interfacial stresses of flip chip packages
    Chen, Cheng-fu
    Karulkar, Pramod C.
    JOURNAL OF ELECTRONIC PACKAGING, 2008, 130 (03) : 0310051 - 03100510
  • [48] Adhesion and reliability of underfill/subtrate interfaces in flip chip BGA packages: Metrology and characterization
    Nagarajan, K
    Dauskardt, RH
    TWENTY SEVENTH ANNUAL IEEE/CPMT/SEMI INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2002, : 206 - 214
  • [49] Investigation of Cu/Low-k film delamination in flip chip packages
    Zhai, Charlie J.
    Ozkan, Umit
    Dubey, Ajit
    Sidharth
    Blish, Richard C., II
    Master, Raj N.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 709 - +
  • [50] Effects of flux residue and thermomechanical stresses on delamination failure in flip chip packages
    Sham, ML
    Kim, JK
    PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 274 - 281