3D fracture mechanics analysis of underfill delamination for flip chip packages

被引:5
|
作者
Zhang, Zhen [1 ]
Zhai, Charlie J. [1 ]
Master, Raj N. [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94085 USA
关键词
underfill; delamination; 3D; FEA;
D O I
10.1109/ITHERM.2008.4544343
中图分类号
O414.1 [热力学];
学科分类号
摘要
In flip-chip package, the mismatch of thermal expansion coefficients between the silicon die, copper heat spreader and packaging substrate induces concentrated stress field around the edges and corners of silicon die during assembly, testing and services. The concentrated stresses result in delamination on various interfaces involving a range of length scales from hundreds of nanometers to millimeters. Among these failures underfill delamination is a dominant failure mode. In this paper, a full parametric 3D model of flip chip package with heat spreader is developed with the capability of explicit modeling of 3D cracks. The crack driving force is computed as the functions of underfill properties including coefficient of thermal expansion and Young's modulus, as well as underfill fillet dimensions. The impact of different shapes of crack front is also investigated. The results show that underfill properties need to be optimized to minimize the occurrence of underfill delamination at the die corner. The results also show that there exists an optimal range of underfill fillet height to balance the manufacturability and reliability.
引用
收藏
页码:751 / 755
页数:5
相关论文
共 50 条
  • [21] Research of underfill delamination in flip chip by the J-integral method
    Xu, BL
    Cai, X
    Huang, WD
    Cheng, ZN
    JOURNAL OF ELECTRONIC PACKAGING, 2004, 126 (01) : 94 - 99
  • [22] Reliability evaluation of underfill in flip-chip organic BGA packages
    Banks, DR
    Pofahl, RG
    Sylvester, MF
    1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 124 - 125
  • [23] Molded underfill technology for low-K flip chip packages
    Tseng, Wen-Tsung
    Tsai, Ho-Yi
    Chiu, Steve
    Hsiao, C. S.
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 335 - 337
  • [24] An improvement of thermal conductivity of underfill materials for flip-chip packages
    Li, HY
    Jacob, KI
    Wong, CP
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (01): : 25 - 32
  • [25] An improvement of thermal conductivity of underfill materials for flip-chip packages
    Li, H., 1600, Institute of Electrical and Electronics Engineers Inc. (26):
  • [26] Study of Capillary Underfill Filler Separation in Advanced Flip Chip Packages
    Paquet, Marie-Claude
    Danovitch, David
    Souare, Papa M.
    Sylvestre, Julien
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1361 - 1368
  • [27] Multiscale, Multiphysics Model of Underfill Flow for Flip-Chip Packages
    Zhou, Siyi
    Sun, Ying
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (06): : 893 - 902
  • [28] Void risk prediction for molded underfill technology on flip chip packages
    Xu, Cheng
    Liu, Jun
    Xu, Jian
    Sun, Peng
    Hsu, Chih-Chung
    Huang, Chao-Tsai
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1345 - 1350
  • [29] Chip-underfill Interfaces of Flip Chip Plastic Ball Grid Array Packages
    Lee, K-W
    Gaynes, M. A.
    Duchesne, E.
    ELECTRONIC MATERIALS LETTERS, 2006, 2 (03) : 171 - 174
  • [30] Effects of underfill delamination and chip size on the reliability of solder bumped flip chip on board
    Lau, JH
    Lee, SWR
    Ouyang, C
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 592 - 598