3D fracture mechanics analysis of underfill delamination for flip chip packages

被引:5
|
作者
Zhang, Zhen [1 ]
Zhai, Charlie J. [1 ]
Master, Raj N. [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94085 USA
关键词
underfill; delamination; 3D; FEA;
D O I
10.1109/ITHERM.2008.4544343
中图分类号
O414.1 [热力学];
学科分类号
摘要
In flip-chip package, the mismatch of thermal expansion coefficients between the silicon die, copper heat spreader and packaging substrate induces concentrated stress field around the edges and corners of silicon die during assembly, testing and services. The concentrated stresses result in delamination on various interfaces involving a range of length scales from hundreds of nanometers to millimeters. Among these failures underfill delamination is a dominant failure mode. In this paper, a full parametric 3D model of flip chip package with heat spreader is developed with the capability of explicit modeling of 3D cracks. The crack driving force is computed as the functions of underfill properties including coefficient of thermal expansion and Young's modulus, as well as underfill fillet dimensions. The impact of different shapes of crack front is also investigated. The results show that underfill properties need to be optimized to minimize the occurrence of underfill delamination at the die corner. The results also show that there exists an optimal range of underfill fillet height to balance the manufacturability and reliability.
引用
收藏
页码:751 / 755
页数:5
相关论文
共 50 条
  • [11] An analysis of interface delamination in flip-chip packages
    Mercado, LL
    Sarihan, V
    Hauck, T
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1332 - 1337
  • [12] Measurement of underfill interfacial and bulk fracture toughness in flip-chip packages
    Swaminathan, Shrikant
    Sikka, Kamal K.
    Indyk, Richard F.
    Sinha, Tuhin
    MICROELECTRONICS RELIABILITY, 2016, 66 : 161 - 172
  • [13] Interfacial delamination and fatigue life estimation of 3D solder bumps in flip-chip packages
    Gu, Y
    Nakamura, T
    MICROELECTRONICS RELIABILITY, 2004, 44 (03) : 471 - 483
  • [14] Underfill delamination analysis of flip chip on low-cost board
    Cheng, ZN
    Xu, BL
    Zhang, Q
    Cai, X
    Huang, WD
    Xie, XM
    ADVANCES IN ELECTRONIC MATERIALS AND PACKAGING 2001, 2001, : 280 - 285
  • [15] Underfill Study for Large Dice Flip Chip Packages
    Lin, Antony
    Li, C. Y.
    Shih, Meng-Kai
    Lai, Yi-Shao
    Appelt, Bernd
    Tseng, Andy
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1237 - +
  • [16] Temperature Effect of Interfacial Fracture Toughness on Underfill for Pb-Free Flip Chip Packages
    Park, Seungbae
    Tang, Zhenming
    Chung, Soonwan
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 105 - +
  • [17] Underfill delamination and solder joint failure of flip chip on board
    Xu, Bu-Lu
    Zhang, Qun
    Cai, Xia
    Huang, Wei-Dong
    Xie, Xiao-Ming
    Cheng, Zhao-Nian
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (10): : 1335 - 1342
  • [18] Mechanism of Void Prediction in Flip Chip Packages with Molded Underfill
    Kuo-Tsai Wu
    Sheng-Jye Hwang
    Huei-Huang Lee
    Journal of Electronic Materials, 2017, 46 : 5094 - 5106
  • [19] Mechanism of Void Prediction in Flip Chip Packages with Molded Underfill
    Wu, Kuo-Tsai
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (08) : 5094 - 5106
  • [20] The effect of underfill and underfill delamination on the thermal stress in flip-chip solder joints
    Rzepka, S
    Korhonen, MA
    Meusel, E
    Li, CY
    JOURNAL OF ELECTRONIC PACKAGING, 1998, 120 (04) : 342 - 348