A High Learning Capability Probabilistic Spiking Neural Network Chip

被引：0

作者：

Hsieh, Hung-Yi ^{[1
]}

Li, Pin-Yi ^{[1
]}

Yang, Cheng-Han ^{[1
]}

Tang, Kea-Tiong ^{[1
]}

机构：

[1] Natl Tsing Hua Univ, Dept Elect Engn, Neuromorph & Biomed Engn Lab, Hsinchu 30013, Taiwan

来源：

2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2018年

关键词：

Online learning; Probabilistic Spiking Neural Network; Switehed-capacitor; Learning capability; IMPLEMENTATION; HARDWARE;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an analog implementation of probabilistic spiking neural network for portable or biomedical applications which require learning or classification. Online learning adjusts weights by spike based computation. The weight is saved in the long-term synaptic memory. The circuit primarily uses the switched-capacitor structures and was fabricated using 0.18 mu m CMOS technology. This chip consumes less than 10 mu W under a 1V supply and the core area of the chip occupies 0.43mm(2). The chip can learn 80 random patterns with the area under curve of 0.8. The result indicates the chip is appropriate for portable or biomedical applications.

引用

页数：4

共 50 条

[21] Application of Deep Compression Technique in Spiking Neural Network Chip
Liu, Yanchen
Qian, Kun
Hu, Shaogang
An, Kun
Xu, Sheng
Zhan, Xitong
Wang, J. J.
Guo, Rui
Wu, Yuancong
Chen, Tu-Pei
Yu, Qi
Liu, Yang
[J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2020, 14 (02) : 274 - 282
[22] The CMOS design of robust neural chip with the on-chip learning capability
Wu, CY
Liu, RY
Jou, IC
ShyhJYE, FJ
[J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 426 - 429
[23] A Memristor-Based Spiking Neural Network With High Scalability and Learning Efficiency
Zhao, Zhenyu
Qu, Lianhua
Wang, Lei
Deng, Quan
Li, Nan
Kang, Ziyang
Guo, Shasha
Xu, Weixia
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (05) : 931 - 935
[24] Hybrid Spintronic-CMOS Spiking Neural Network with On-Chip Learning: Devices, Circuits, and Systems
Sengupta, Abhronil
Banerjee, Aparajita
Roy, Kaushik
[J]. PHYSICAL REVIEW APPLIED, 2016, 6 (06):
[25] Initial Experiments Evolving Spiking Neural Networks with Supervised Learning Capability
Schaffer, J. David
[J]. COMPLEX ADAPTIVE SYSTEMS CONFERENCE WITH THEME: ENGINEERING CYBER PHYSICAL SYSTEMS, CAS, 2017, 114 : 184 - 191
[26] An on-chip learning neural network
Bo, GM
Caviglia, DD
Valle, M
[J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
[27] A Performance Evaluation of Probabilistic Vs. Deterministic Spiking Neural Network
Sedghi, Maryam
Ahmadi, Arash
Eskandari, Elahe
Heydari, Ramiyar
[J]. 2014 22nd Iranian Conference on Electrical Engineering (ICEE), 2014, : 274 - 278
[28] Sampling Spiking Neural Network Electronic Nose on a Tiny-Chip
Abdel-Aty-Zohdy, Hoda S.
Allen, Jacob N.
[J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 81 - 84
[29] Optimized Mapping Spiking Neural Networks onto Network-on-Chip
Ji, Yu
Zhang, Youhui
Liu, He
Zheng, Weimin
[J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2016, 2016, 10048 : 38 - 52
[30] NVM Weight Variation Impact on Analog Spiking Neural Network Chip
Nomura, Akiyo
Ito, Megumi
Okazaki, Atsuya
Ishii, Masatoshi
Kim, Sangbum
Okazawa, Junka
Hosokawa, Kohji
Haensch, Wilfried
[J]. NEURAL INFORMATION PROCESSING (ICONIP 2018), PT VII, 2018, 11307 : 676 - 685

← 1 2 3 4 5 →