Impact of process scaling on 1/f noise in advanced CMOS technologies

被引：38

作者：

Knitel, MJ ^{[1
]}

Woerlee, PH ^{[1
]}

Scholten, AJ ^{[1
]}

Zegers-Van Duijnhoven, ATA ^{[1
]}

机构：

[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年

关键词：

D O I：

10.1109/IEDM.2000.904356

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The influence of the gate-oxide thickness, the substrate dope, and the gate bias on the input-referred spectral l/f noise density Sv(gate) has been experimentally investigated. It is shown that the dependence on the oxide thickness and the gate bias can be described by the model of Hung, and that Sv(gate) can be predicted for future technologies. Discrepancies with the ITRS roadmap are discussed.

引用

页码：463 / 466

页数：4

共 50 条

[31] Scaling Challenges for Advanced CMOS Devices
Jacob A.P.
Xie R.
Sung M.G.
Liebmann L.
Lee R.T.P.
Taylor B.
Jacob, Ajey P. (ajey.jacob@globalfoundries.com), 2017, World Scientific (26) : 1 - 2
[32] 3D Stacking Process Technologies for Advanced CMOS Image Sensors
Iwamoto H.
Kagawa Y.
Journal of Japan Institute of Electronics Packaging, 2024, 27 (01) : 163 - 168
[33] 3D Stacking Process Technologies for Advanced CMOS Image Sensors
Kagawa, Yoshihisa
Manda, Shuji
Ikegami, Yukako
Kamei, Takahiro
Shimizu, Kan
Iwamoto, Hayato
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
[34] Highly Integrated Power Managemant Integrated Circuits in Advanced Cmos Process Technologies
Manninger, Mario
ANALOG CIRCUIT DESIGN: HIGH-SPEED CLOCK AND DATA RECOVERY, HIGH-PERFORMANCE AMPLIFIERS, POWER MANAGEMENT, 2009, : 303 - 316
[35] An Analysis of 1/f Noise to Phase Noise Conversion in CMOS Harmonic Oscillators
Bevilacqua, Andrea
Andreani, Pietro
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (05) : 938 - 945
[36] SiGe HBT scaling implications on 1/f noise and oscillator phase noise
Niu, GF
Tang, J
Feng, ZM
Joseph, A
Harame, DL
2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 299 - 302
[37] Scaling and technological limitations of 1/f noise and oscillator phase noise in SiGeHBTs
Niu, GF
Tang, J
Feng, ZM
Joseph, AJ
Harame, DL
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (02) : 506 - 514
[38] Noise characteristics with CMOS sensor array scaling
Accarino, Claudio
Annese, Valerio F.
Cheah, Boon Chong
Al-Rawhani, Mohammed A.
Shah, Yash D.
Beeley, James
Giagkoulovitis, Christos
Mitra, Srinjoy
Cumming, David R. S.
MEASUREMENT, 2020, 152
[39] Dopant Analysis on advanced CMOS technologies
Siegelin, Frank
Duebotzky, Anja
Danzfuss, Bodo
Schoemann, Stephan
ISTFA 2008: CONFERENCE PROCEEDINGS FROM THE 34TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2008, : 505 - 509
[40] Designing in reliability in advanced CMOS technologies
Parthasarathy, C. R.
Denais, M.
Huard, V.
Ribes, G.
Roy, D.
Guerin, C.
Perrier, F.
Vincent, E.
Bravaix, A.
MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1464 - 1471

← 1 2 3 4 5 →