3D Stacking Process Technologies for Advanced CMOS Image Sensors

被引：0
|
作者：
Iwamoto H. [1 ]
Kagawa Y. [1 ]
机构：
[1] Sony Semiconductor Solutions Corporation, 4-14-1 Asahi-cho, Kanagawa, Atsugi-shi
来源：
Journal of Japan Institute of Electronics Packaging | 2024年 / 27卷 / 01期
关键词：
D O I：
10.5104/jiep.27.163
中图分类号：
学科分类号：
摘要：
[No abstract available]
引用
收藏
页码：163 / 168
页数：5
相关论文
共 50 条
  • [1] 3D Stacking Process Technologies for Advanced CMOS Image Sensors
    Kagawa, Yoshihisa
    Manda, Shuji
    Ikegami, Yukako
    Kamei, Takahiro
    Shimizu, Kan
    Iwamoto, Hayato
    2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [2] Advanced 3D Technologies and Architectures for 3D Smart Image Sensors
    Vivet, Pascal
    Sicard, Gilles
    Millet, Laurent
    Chevobbe, Stephane
    Ben Chehida, Karim
    MonteAlegre, Luis Angel Cubero
    Bouvier, Maxence
    Valentian, Alexandre
    Lepecq, Maria
    Dombek, Thomas
    Bichler, Oliver
    Thuries, Sebastian
    Lattard, Didier
    Severine, Cheramy
    Batude, Perrine
    Clermidy, Fabien
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 674 - 679
  • [3] Exploring the 3D integration technology for CMOS image sensors
    Raymundo, Fernando
    Martin-Gonthier, Phillipe
    Molina, Romain
    Rolando, Sebastien
    Magnan, Pierre
    2013 IEEE 11TH INTERNATIONAL WORKSHOP OF ELECTRONICS, CONTROL, MEASUREMENT, SIGNALS AND THEIR APPLICATION TO MECHATRONICS (ECMSM), 2013,
  • [4] Pixel Aperture Technique in CMOS Image Sensors for 3D Imaging
    Choi, Byoung-Soo
    Bae, Myunghan
    Kim, Sang-Hwan
    Lee, Jimin
    Oh, Chang-Woo
    Seo, Sang-Ho
    Chang, Seunghyuk
    Park, JongHo
    Shin, Jang-Kyoo
    SENSORS AND MATERIALS, 2017, 29 (03) : 235 - 241
  • [5] Study of 3D Process Impact on Advanced CMOS Devices
    La Manna, A.
    Guo, W.
    Van Huylenbroeck, S.
    Sirignano, E.
    Cherman, V.
    Van der Plas, G.
    De Wachter, B.
    Phommahaxay, A.
    Jourdain, Anne
    Beyer, G.
    Beyne, E.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [6] 3D Sequential Process Integration for CMOS Image Sensor
    Nakazawa, K.
    Yamamoto, J.
    Mori, S.
    Okamoto, S.
    Shimizu, A.
    Baba, K.
    Fujii, N.
    Uehara, M.
    Hiramatsu, K.
    Kumano, H.
    Matsumoto, A.
    Zaitsu, K.
    Ohnuma, H.
    Tatani, K.
    Hirano, T.
    Iwamoto, H.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [7] Process Integration of 3D Stacking for Backside Illuminated Image Sensor
    Hsiao, Zhi-Cheng
    Ko, Cheng-Ta
    Chang, Hsiang-Hung
    Fu, Huan-Chun
    Hsu, Chao-Kai
    Li, Shu-Man
    Tsai, Wen-Li
    Shen, Wen-Wei
    Wang, Jen-Chun
    Lin, Yu-Min
    Lo, Wei-Chung
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 82 - 85
  • [8] Enabling technologies for 3D chip stacking
    Leduc, Patrick
    Di Cioccio, Lea
    Charlet, Barbara
    Rousseau, Maxime
    Assous, Myriamn
    Bouchu, David
    Roule, Anne
    Zussy, Marc
    Gueguen, Pierric
    Roman, Antonio
    Rozeau, Olivier
    Heitzmann, Michel
    Nieto, Jean-Pierre
    Vandroux, Laurent
    Haumesser, Paul-Henri
    Quenouillere, Remi
    Toffoli, Alain
    Sixt, Pierre
    Maitrejean, Sylvain
    Clavelier, Laurent
    Sillon, Nicolas
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 76 - 78
  • [9] The Challenges of Advanced CMOS Process from 2D to 3D
    Radamson, Henry H.
    Zhang, Yanbo
    He, Xiaobin
    Cui, Hushan
    Li, Junjie
    Xiang, Jinjuan
    Liu, Jinbiao
    Gu, Shihai
    Wang, Guilei
    APPLIED SCIENCES-BASEL, 2017, 7 (10):
  • [10] TSV and 3D Wafer Bonding Technologies For Advanced Stacking System and Application at ITRI
    Lo, Wei-Chung
    Chen, Yu-Hua
    Ko, Cheng-Ta
    Kao, Ming-Ger
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 70 - +
12345