Impact of process scaling on 1/f noise in advanced CMOS technologies

被引：38

作者：

Knitel, MJ ^{[1
]}

Woerlee, PH ^{[1
]}

Scholten, AJ ^{[1
]}

Zegers-Van Duijnhoven, ATA ^{[1
]}

机构：

[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年

关键词：

D O I：

10.1109/IEDM.2000.904356

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The influence of the gate-oxide thickness, the substrate dope, and the gate bias on the input-referred spectral l/f noise density Sv(gate) has been experimentally investigated. It is shown that the dependence on the oxide thickness and the gate bias can be described by the model of Hung, and that Sv(gate) can be predicted for future technologies. Discrepancies with the ITRS roadmap are discussed.

引用

页码：463 / 466

页数：4

共 50 条

[41] Research and development of advanced CMOS technologies
Ito, T
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 3 - 8
[42] ESD issues for advanced CMOS technologies
Duvvury, C
Amerasekera, A
MICROELECTRONICS AND RELIABILITY, 1996, 36 (7-8): : 907 - 924
[43] Soft Errors in Advanced CMOS Technologies
Schrimpf, R. D.
Alles, M. A.
El Mamouni, F.
Fleetwood, D. M.
Weller, R. A.
Reed, R. A.
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 331 - 334
[44] Impact of TDDB in MG/HK devices on circuit functionality in advanced CMOS technologies
Kerber, A.
Lipp, D.
Trentzsch, M.
Linder, B. P.
Cartier, E.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[45] Strain mapping for advanced CMOS technologies
Oezdoel, V. B.
Tyutyunnikov, D.
Koch, C. T.
van Aken, P. A.
CRYSTAL RESEARCH AND TECHNOLOGY, 2014, 49 (01) : 38 - 42
[46] Modeling of gain in advanced CMOS technologies
Spessot, A.
Gattel, F.
Fantini, P.
Marmiroli, A.
NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS, 2008, : 825 - 828
[47] Analysis of 1/f noise in CMOS preamplifier with CDS circuit
Lee, TH
Cho, GS
Kim, HJ
Lee, SW
Lee, W
Han, SH
2001 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORDS, VOLS 1-4, 2002, : 792 - 796
[48] 1/f noise in CMOS integrated amplifiers and techniques to reduce it
Enz, C
NOISE IN PHYSICAL SYSTEMS AND 1/F FLUCTUATIONS, PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE, 1997, : 558 - 563
[49] Analysis of 1/f noise in CMOS preamplifier with CDS circuit
Lee, TH
Cho, G
Kim, HJ
Lee, SW
Lee, W
Han, SH
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (04) : 1819 - 1823
[50] Impact of CMOS process scaling and SOI on the soft error rates of logic processes
Hareland, S
Maiz, J
Alavi, M
Mistry, K
Walsta, S
Dai, CH
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 73 - 74

← 1 2 3 4 5 →