Buffer planning algorithm based on partial clustered floorplanning

被引:0
|
作者
Ma, YC [1 ]
Hong, XL [1 ]
Dong, SQ [1 ]
Chen, S [1 ]
Cheng, CK [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100083, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a partial clustered floorplanning methodology with buffer planning. The theoretic analyses show that the timing constraints can be transferred into bounding box constraint and the spacing between buffers is somewhat stable. Therefore the critical nets can be controlled by clustering strategy. The cluster strategies in our approach are designed not only for localizing the critical nets, but also for facilitating the buffer insertion of long wires. Based on CBL representation, we devise sub CBL to represent the cluster and embed the optimization of the clusters into the annealing process. In most of previous clustering-based methods, the shape of the cluster was restricted to be a square. In this paper, however, we remove this restriction by treating the cluster as the sub packing. Our method can achieve a very stable performance. Experimental results on MCNC benchmark show the effectiveness of the method and prove correctness of the theoretic analyses.
引用
下载
收藏
页码:213 / 218
页数:6
相关论文
共 50 条
  • [1] A buffer planning algorithm for chip-level floorplanning
    Song Chen
    Xianlong Hong
    Sheqin Dong
    Yuchun Ma
    Yici Cai
    Chung-Kuan Cheng
    Gu Jun
    Science in China Series F: Information Sciences, 2004, 47 : 763 - 776
  • [2] A buffer planning algorithm for chip-level floorplanning
    Chen, S
    Hong, XL
    Dong, SQ
    Ma, YC
    Cai, YC
    Cheng, CK
    Jun, G
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2004, 47 (06): : 763 - 776
  • [3] A buffer planning algorithm for chip-level floorplanning
    CHEN Song
    Department of Computer Science and Engineering
    Department of Computer Science
    Science China(Information Sciences), 2004, (06) : 763 - 776
  • [4] Simultaneous floorplanning and buffer block planning
    Jiang, IHR
    Chang, YW
    Jou, JY
    Chao, KY
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 431 - 434
  • [5] Buffer planning as an integral part of floorplanning with consideration of routing congestion
    Ma, YC
    Hong, XL
    Dong, SQ
    Chen, S
    Cheng, CK
    Gu, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (04) : 609 - 621
  • [6] Integrating buffer planning with floorplanning for simultaneous multi-objective optimization
    Cheng, YH
    Chang, YW
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 624 - 627
  • [7] Interconnect-Driven Floorplanning with Noise-Aware Buffer Planning
    Li, Katherine Shu-Min
    Ho, Yingchieh
    Chen, Liang-Bi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2467 - 2474
  • [8] Noise-aware buffer planning for interconnect-driven floorplanning
    Li, SM
    Cherng, YH
    Chang, YW
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 423 - 426
  • [9] Fast buffer planning and congestion optimization in interconnect-driven floorplanning
    Wong, KW
    Young, EFY
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 411 - 416
  • [10] Simultaneous Buffer and Interlayer Via Planning for 3D Floorplanning
    He, Xu
    Dong, Sheqin
    Ma, Yuchun
    Hong, Xianlong
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 740 - 745