Buffer planning algorithm based on partial clustered floorplanning

被引:0
|
作者
Ma, YC [1 ]
Hong, XL [1 ]
Dong, SQ [1 ]
Chen, S [1 ]
Cheng, CK [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100083, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a partial clustered floorplanning methodology with buffer planning. The theoretic analyses show that the timing constraints can be transferred into bounding box constraint and the spacing between buffers is somewhat stable. Therefore the critical nets can be controlled by clustering strategy. The cluster strategies in our approach are designed not only for localizing the critical nets, but also for facilitating the buffer insertion of long wires. Based on CBL representation, we devise sub CBL to represent the cluster and embed the optimization of the clusters into the annealing process. In most of previous clustering-based methods, the shape of the cluster was restricted to be a square. In this paper, however, we remove this restriction by treating the cluster as the sub packing. Our method can achieve a very stable performance. Experimental results on MCNC benchmark show the effectiveness of the method and prove correctness of the theoretic analyses.
引用
收藏
页码:213 / 218
页数:6
相关论文
共 50 条
  • [31] A memetic algorithm for VLSI floorplanning
    Tang, Maolin
    Yao, Xin
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 2007, 37 (01): : 62 - 69
  • [32] Partial disassembly sequence planning based on Pareto ant colony algorithm
    Xing Yu-Fei
    Liu Qiang
    PROCEEDINGS OF THE 28TH CHINESE CONTROL AND DECISION CONFERENCE (2016 CCDC), 2016, : 4804 - 4809
  • [33] An Effective Buffer Planning Algorithm for IP Based Fixed-Outline SOC Placement
    He, Ou
    Dong, Sheqin
    Bian, Jinian
    Ma, Yuchun
    Hong, Xianlong
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 564 - 569
  • [34] A linear programming-based algorithm for floorplanning in VLSI design
    Kim, JG
    Kim, YD
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (05) : 584 - 592
  • [35] An effective soft module floorplanning algorithm based on sequence pair
    Chi, JC
    Chi, MC
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 54 - 58
  • [36] An advanced placement method for SoC floorplanning based on ACO algorithm
    Luo, Rong
    Sun, Peng
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 916 - 918
  • [37] Fuzzy genetic algorithm for floorplanning
    Shragowitz, E
    Youssef, H
    Sait, SM
    Adiche, H
    APPLICATIONS OF SOFT COMPUTING, 1997, 3165 : 36 - 47
  • [38] Fuzzy genetic algorithm for floorplanning
    Youssef, H
    Sait, SM
    Shragowitz, E
    Adiche, H
    ENGINEERING INTELLIGENT SYSTEMS FOR ELECTRICAL ENGINEERING AND COMMUNICATIONS, 2000, 8 (03): : 145 - 153
  • [39] Integrated power supply planning and floorplanning
    Liu, IM
    Chen, HM
    Chou, TL
    Aziz, A
    Wong, DF
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 589 - 594
  • [40] FLOORPLANNING CHALLENGES IN EARLY CHIP PLANNING
    Shin, Jeonghee
    Darringer, John A.
    Luo, Guojie
    Aharoni, Merav
    Lvov, Alexey Y.
    Nam, Gi-Joon
    Healy, Michael B.
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 388 - 393