Buffer planning algorithm based on partial clustered floorplanning

被引:0
|
作者
Ma, YC [1 ]
Hong, XL [1 ]
Dong, SQ [1 ]
Chen, S [1 ]
Cheng, CK [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100083, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a partial clustered floorplanning methodology with buffer planning. The theoretic analyses show that the timing constraints can be transferred into bounding box constraint and the spacing between buffers is somewhat stable. Therefore the critical nets can be controlled by clustering strategy. The cluster strategies in our approach are designed not only for localizing the critical nets, but also for facilitating the buffer insertion of long wires. Based on CBL representation, we devise sub CBL to represent the cluster and embed the optimization of the clusters into the annealing process. In most of previous clustering-based methods, the shape of the cluster was restricted to be a square. In this paper, however, we remove this restriction by treating the cluster as the sub packing. Our method can achieve a very stable performance. Experimental results on MCNC benchmark show the effectiveness of the method and prove correctness of the theoretic analyses.
引用
下载
收藏
页码:213 / 218
页数:6
相关论文
共 50 条
  • [21] Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications
    Deak, Norbert
    Cret, Octavian
    Hedesiu, Horia
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 309 - 309
  • [22] An algorithm for integrated pin assignment and buffer planning
    Xiang, H
    Tang, XP
    Wong, DF
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 584 - 589
  • [23] An algorithm for integrated pin assignment and buffer planning
    Xiang, H
    Tang, XP
    Wong, MDF
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (03) : 561 - 572
  • [24] Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning
    Yan, J. -T.
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (05): : 335 - 347
  • [25] Automatic and Simultaneous Floorplanning and Placement in Field-Programmable Gate Arrays With Dynamic Partial Reconfiguration Based on Genetic Algorithm
    Sadeghi, Ali
    Zolfy Lighvan, Mina
    Prinetto, Paolo
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2020, 43 (04): : 224 - 234
  • [26] A PSO-based intelligent decision algorithm for VLSI floorplanning
    Chen, Guolong
    Guo, Wenzhong
    Chen, Yuzhong
    SOFT COMPUTING, 2010, 14 (12) : 1329 - 1337
  • [27] A Deep Reinforcement Learning Floorplanning Algorithm Based on Sequence Pairs
    Yu, Shenglu
    Du, Shimin
    Yang, Chang
    APPLIED SCIENCES-BASEL, 2024, 14 (07):
  • [28] Fuzzy genetic algorithm for floorplanning
    Youssef, Habib
    Sait, Sadiq M.
    Shragowitz, Eugene
    Adiche, Hakim
    International Journal of Engineering Intelligent Systems for Electrical Engineering and Communications, 2000, 8 (03): : 145 - 153
  • [29] A PSO-based intelligent decision algorithm for VLSI floorplanning
    Guolong Chen
    Wenzhong Guo
    Yuzhong Chen
    Soft Computing, 2010, 14 : 1329 - 1337
  • [30] Dedicated Floorplanning Engine Architecture Based on Genetic Algorithm and Evaluation
    Yoshikawa, Masaya
    Terai, Hidekazu
    JOURNAL OF ADVANCED COMPUTATIONAL INTELLIGENCE AND INTELLIGENT INFORMATICS, 2006, 10 (01) : 112 - 120