Buffer planning algorithm based on partial clustered floorplanning

被引:0
|
作者
Ma, YC [1 ]
Hong, XL [1 ]
Dong, SQ [1 ]
Chen, S [1 ]
Cheng, CK [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100083, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a partial clustered floorplanning methodology with buffer planning. The theoretic analyses show that the timing constraints can be transferred into bounding box constraint and the spacing between buffers is somewhat stable. Therefore the critical nets can be controlled by clustering strategy. The cluster strategies in our approach are designed not only for localizing the critical nets, but also for facilitating the buffer insertion of long wires. Based on CBL representation, we devise sub CBL to represent the cluster and embed the optimization of the clusters into the annealing process. In most of previous clustering-based methods, the shape of the cluster was restricted to be a square. In this paper, however, we remove this restriction by treating the cluster as the sub packing. Our method can achieve a very stable performance. Experimental results on MCNC benchmark show the effectiveness of the method and prove correctness of the theoretic analyses.
引用
收藏
页码:213 / 218
页数:6
相关论文
共 50 条
  • [41] Integrated floorplanning and power supply planning
    Zhou, S
    Dong, SQ
    Wu, XH
    Hong, XL
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 194 - 197
  • [42] Network flow based buffer planning
    Tang, XP
    Wong, DF
    INTEGRATION-THE VLSI JOURNAL, 2001, 30 (02) : 143 - 155
  • [43] Buffer planning based on block exchanging
    Bai, Hongjie
    Dong, Sheqin
    Hong, Xianlong
    Chen, Song
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5607 - +
  • [44] Partial Diffusion Affine Projection Algorithm over Clustered Multitask Networks
    Gogineni, Vinay Chakravarthi
    Chakraborty, Mrityunjoy
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [45] Voltage Island Aware Incremental Floorplanning Algorithm Based on MILP Formulation
    Qiu, Xiang
    Ma, Yuchun
    He, Xiangqing
    Hong, Xianlong
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2256 - +
  • [46] An efficient algorithm to fixed-outline floorplanning based on instance augmentation
    Liu, R
    Dong, SQ
    Hong, XL
    NINTH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, PROCEEDINGS, 2005, : 210 - 215
  • [47] An incremental floorplanning algorithm for temperature reduction
    Kim, Won-Jin
    Chung, Ki-Seok
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 67 - 70
  • [48] Improved Path Planning Algorithm Based on Partial Distance Feature Vector Matching
    Zhang, Zhi-jie
    MECHATRONICS, ROBOTICS AND AUTOMATION, PTS 1-3, 2013, 373-375 : 213 - 216
  • [49] Incremental floorplanning algorithm with boundary constraints
    Yang, Liu
    Dong, Sheqin
    Hong, Xianlong
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2007, 47 (10): : 1685 - 1688
  • [50] An adaptive genetic algorithm for VLSI floorplanning based on sequence-pair
    Nakaya, S
    Koide, T
    Wakabayashi, S
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 65 - 68