An IDDQ sensor for concurrent timing error detection

被引:2
|
作者
Knight, CG [1 ]
Singh, AD [1 ]
Nelson, VP [1 ]
机构
[1] Auburn Univ, Dept Elect Engn, Auburn, AL 36830 USA
关键词
concurrent error detection; delay testing; IDDQ testing; self-checking;
D O I
10.1109/4.720401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Error control is a major concern in many computer systems, particularly those deployed in critical applications. Experience shows that most malfunctions during system operation are caused by transient faults, which often manifest themselves as abnormal signal delays that may result in violations of circuit element timing constraints. We present a novel complementary metal-oxide-semiconductor-based concurrent error-detection circuit that allows a hip-hop (or other timing-sensitive circuit element) to sense and signal when its data has been potentially corrupted by a setup or hold timing violation. Our circuit employs on-chip quiescent supply current evaluation to determine when the input changes in relation to a clock edge. Current through the detection circuit should be negligible while the input is stable. If the input changes too close to the clock time, the resulting switching transient current in the detection circuit exceeds a reference threshold at the time of the clock transition, and an error is flagged. We have designed, fabricated, and evaluated a test chip that shows that such an approach can be used to detect setup and hold time violations effectively in clocked circuit elements.
引用
收藏
页码:1545 / 1550
页数:6
相关论文
共 50 条
  • [31] A High Radix Montgomery Multiplier with Concurrent Error Detection
    Zervakis, Georgios
    Eftaxiopoulos, Nikolaos
    Tsoumanis, Kostas
    Axelos, Nicholas
    Pekmestzi, Kiamal
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 199 - 204
  • [32] Recomputing with Permuted Operands: A Concurrent Error Detection Approach
    Guo, Xiaofei
    Karri, Ramesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (10) : 1595 - 1608
  • [33] Fault analysis in networks with concurrent error detection properties
    Bolchini, C
    Salice, F
    Sciuto, D
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 957 - 958
  • [34] CONCURRENT ERROR-DETECTION AND TESTING FOR LARGE PLAS
    KHAKBAZ, J
    MCCLUSKEY, EJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 756 - 764
  • [35] CONCURRENT ERROR-DETECTION ON PROGRAMMABLE SYSTOLIC ARRAYS
    HUGHEY, R
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 752 - 756
  • [36] CONCURRENT ERROR-DETECTION SCHEMES FOR THE MATCH FUNCTION
    KIM, N
    AGARWAL, VK
    COMPUTING SYSTEMS, 1993, 8 (01): : 52 - 56
  • [37] Frequency Domain Concurrent Error Detection in DSP Systems
    Yousefi, R.
    Fakhraie, S. M.
    IIT: 2008 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY, 2008, : 564 - 568
  • [38] Low Complexity Concurrent Error Detection for Complex Multiplication
    Pontarelli, Salvatore
    Reviriego, Pedro
    Bleakley, Chris J.
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (09) : 1899 - 1903
  • [39] Semi-concurrent error detection in data paths
    Antola, A
    Piuri, V
    Sami, M
    1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, : 298 - 306
  • [40] Relevant metrics for evaluation of concurrent error detection schemes
    de Vasconcelos, Mai C. R.
    Franco, Denis T.
    Naviner, Lirlda A. B.
    Naviner, Jean-Francois
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1601 - 1603