共 50 条
- [2] NREPO: Normal Basis Recomputing with Permuted Operands [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2014, : 118 - 123
- [4] Efficient Error Detection Architectures for CORDIC through Recomputing with Encoded Operands [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2154 - 2157
- [5] COMPUTATION WITH SIMULTANEOUSLY CONCURRENT ERROR-DETECTION USING BIDIRECTIONAL OPERANDS [J]. PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 128 - 131
- [7] Algorithm level RE-computing with shifted operands - A register transfer level concurrent error detection technique [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 971 - 978
- [8] A hardware approach to concurrent error detection capability enhancement in COTS processors [J]. 11TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2005, : 83 - 90
- [10] A Register Transfer Level Approach for Intermittent Semi-Concurrent Error Detection [J]. 2010 2ND INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY (EBISS 2010), 2010, : 98 - 103