共 50 条
- [3] COMPUTATION WITH SIMULTANEOUSLY CONCURRENT ERROR-DETECTION USING BIDIRECTIONAL OPERANDS [J]. PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 128 - 131
- [4] Efficient Error Detection Architectures for CORDIC through Recomputing with Encoded Operands [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2154 - 2157
- [5] Algorithm level RE-computing with shifted operands - A register transfer level concurrent error detection technique [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 971 - 978
- [6] CONCURRENT ERROR-DETECTION SCHEMES FOR THE MATCH FUNCTION [J]. COMPUTING SYSTEMS, 1993, 8 (01): : 52 - 56
- [10] CONCURRENT ERROR-DETECTION USING MONITORING MACHINES [J]. IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 24 - 32