An IDDQ sensor for concurrent timing error detection

被引:2
|
作者
Knight, CG [1 ]
Singh, AD [1 ]
Nelson, VP [1 ]
机构
[1] Auburn Univ, Dept Elect Engn, Auburn, AL 36830 USA
关键词
concurrent error detection; delay testing; IDDQ testing; self-checking;
D O I
10.1109/4.720401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Error control is a major concern in many computer systems, particularly those deployed in critical applications. Experience shows that most malfunctions during system operation are caused by transient faults, which often manifest themselves as abnormal signal delays that may result in violations of circuit element timing constraints. We present a novel complementary metal-oxide-semiconductor-based concurrent error-detection circuit that allows a hip-hop (or other timing-sensitive circuit element) to sense and signal when its data has been potentially corrupted by a setup or hold timing violation. Our circuit employs on-chip quiescent supply current evaluation to determine when the input changes in relation to a clock edge. Current through the detection circuit should be negligible while the input is stable. If the input changes too close to the clock time, the resulting switching transient current in the detection circuit exceeds a reference threshold at the time of the clock transition, and an error is flagged. We have designed, fabricated, and evaluated a test chip that shows that such an approach can be used to detect setup and hold time violations effectively in clocked circuit elements.
引用
收藏
页码:1545 / 1550
页数:6
相关论文
共 50 条
  • [41] Conditions for the design of circuits with concurrent error detection properties
    Bolchini, C
    Salice, F
    Sciuto, D
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2741 - 2744
  • [42] CONCURRENT ERROR-DETECTION IN MULTIPLY AND DIVIDE ARRAYS
    PATEL, JH
    FUNG, LY
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (04) : 417 - 422
  • [43] CONCURRENT ERROR-DETECTION USING MONITORING MACHINES
    PAREKHJI, RA
    VENKATESH, G
    SHERLEKAR, SD
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 24 - 32
  • [44] Concurrent error detection in fast unitary transform algorithms
    Redinbo, GR
    INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 37 - 46
  • [45] An Algorithm Based Concurrent Error Detection Scheme for AES
    Zhang, Chang N.
    Yu, Qian
    Liu, Xiao Wei
    CRYPTOLOGY AND NETWORK SECURITY, 2010, 6467 : 31 - 42
  • [46] Logic synthesis of multilevel circuits with concurrent error detection
    Touba, NA
    McCluskey, EJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 783 - 789
  • [47] Logic synthesis of multilevel circuits with concurrent error detection
    Stanford Univ, Stanford, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (783-789):
  • [48] Error Indication Signal Collapsing for Implication-Based Concurrent Error Detection
    Wang, Chih-Hao
    Ho, Chi-Hsuan
    Hsieh, Tong-Yu
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 127 - 132
  • [49] Correction of equivalent O-2% for sensor timing error
    Benjamin, WJ
    Karkkainen, TR
    INVESTIGATIVE OPHTHALMOLOGY & VISUAL SCIENCE, 1997, 38 (04) : 675 - 675
  • [50] Built-in current sensor for IDDQ test
    Xue, B
    Walker, DMH
    DBT 2004: PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON CURRENT & DEFECT BASED TESTING, 2004, : 3 - 9