共 50 条
- [41] Conditions for the design of circuits with concurrent error detection properties ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2741 - 2744
- [43] CONCURRENT ERROR-DETECTION USING MONITORING MACHINES IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 24 - 32
- [44] Concurrent error detection in fast unitary transform algorithms INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 37 - 46
- [45] An Algorithm Based Concurrent Error Detection Scheme for AES CRYPTOLOGY AND NETWORK SECURITY, 2010, 6467 : 31 - 42
- [47] Logic synthesis of multilevel circuits with concurrent error detection IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (783-789):
- [48] Error Indication Signal Collapsing for Implication-Based Concurrent Error Detection 2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 127 - 132
- [50] Built-in current sensor for IDDQ test DBT 2004: PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON CURRENT & DEFECT BASED TESTING, 2004, : 3 - 9