Concurrent error detection in fast unitary transform algorithms

被引:7
|
作者
Redinbo, GR [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
关键词
algorithm-based fault tolerance; numerical error detection; real number parity values; fast Fourier transform; fast discrete cosine transform;
D O I
10.1109/DSN.2001.941389
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Discrete fast unitary transform algorithms, of which the fast Fourier transform (FFT) and fast discrete Cosine transform (DCT) are practical examples, are highly susceptible to temporary calculation failures because of their interconnected computational flows. Many error detection techniques for FFT algorithms have been reported, but fault tolerance issues for other important transforms have not been addressed as vigorously. A general design and analysis approach for all fast unitary transforms is presented. It relies on fundamental linear algebra methods coupled with associated dual space representations that are natural descriptions of real parity values. Basic output error patterns from single computational errors are used to define an equal-sized group of dual space basis vectors on which practical parity weighting functions maybe evaluated. An iterative design approach leads to complete single error detection capabilities. FFT and fast DCT examples are given.
引用
收藏
页码:37 / 46
页数:6
相关论文
共 50 条
  • [1] Concurrent error detection in fast fermat number transform networks
    Tahir, JM
    Dlay, SS
    GorguiNaguib, RN
    Hinton, OR
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1997, 12 (03): : 221 - 226
  • [2] A Novel Concurrent Error Detection Technique for the Fast Fourier Transform Implemented in SRAM-based FPGAs
    Gonzalez-Toral, Ricardo
    Reviriego, Pedro
    Antonio Maestro, Juan
    Gao, Zhen
    2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,
  • [3] A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs
    Gonzalez-Toral, Ricardo
    Reviriego, Pedro
    Antonio Maestro, Juan
    Gao, Zhen
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (07) : 1039 - 1045
  • [4] ERROR COMPUTATION ANALYSIS METHOD IN FAST FOURIER-TRANSFORM ALGORITHMS
    VLASENKO, VA
    LAPPA, YM
    RADIOTEKHNIKA I ELEKTRONIKA, 1986, 31 (07): : 1348 - 1351
  • [5] Concurrent error detection and fault location in a fast ATM switch
    Choi, YH
    Lee, PG
    PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 113 - 118
  • [6] Error-detection codes: Algorithms and fast implementation
    Nguyen, GD
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (01) : 1 - 11
  • [7] Algorithms for fast arithmetic transform
    Falkowski, BJ
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 753 - 756
  • [8] ON FAST HARTLEY TRANSFORM ALGORITHMS
    HAO, H
    PROCEEDINGS OF THE IEEE, 1987, 75 (07) : 961 - 962
  • [9] Low-complexity Concurrent Error Detection for convolution with Fast Fourier Transforms
    Bleakley, C. J.
    Reviriego, P.
    Maestro, J. A.
    MICROELECTRONICS RELIABILITY, 2011, 51 (06) : 1152 - 1156
  • [10] Very-low-complexity concurrent error detection for transform-based filters
    Reviriego, P.
    Bleakley, C. J.
    Maestro, J. A.
    ELECTRONICS LETTERS, 2010, 46 (25) : 1677 - 1678