共 50 条
- [41] A NOVEL POWER NOISE SIMULATION METHODOLOGY FOR CHIP DESIGN USING WAFER LEVEL CHIP SCALE PACKAGING 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
- [42] A Novel Methodology for Wafer-level Scanner Focus Spot Capture and Back-Tracing Mechanism METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVI, 2022, 12053
- [44] A Novel Methodology for Wafer-Specific Feed-Forward Management of Backside Silicon Removal by Wafer Grinding for Optimized Through Silicon Via Reveal 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 452 - 458
- [45] Si wafer surface cleaning using laser-induced shock wave: a new dry cleaning methodology SURFACE & COATINGS TECHNOLOGY, 2003, 169 : 178 - 180
- [48] A Novel Clock Tree Aware Placement Methodology for Single Flux Quantum (SFQ) Logic Circuits 2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,