A Novel Method to Improve Laser Anneal Worsened Negative Bias Temperature Instability in 40-nm CMOS Technology

被引:0
|
作者
Chen, Ming-Shing [1 ]
Fang, Yean-Kuen [1 ]
Juang, Feng-Renn [1 ]
Chiang, Yen-Ting [1 ]
Lin, Cheng-, I [1 ]
Lee, Tung-Hsing [1 ]
Chou, Sam [2 ]
Ning, Judy [2 ,3 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Inst Microelect, Very Large Scale Integrat Technol Lab, Tainan 701, Taiwan
[2] United Microelect Corp, Adv Technol Div, Hsinchu 300, Taiwan
[3] United Microelect Corp, Dept Fabricat Proc Integrat, Hsinchu 300, Taiwan
关键词
Complementary metal-oxide-semiconductor (CMOS) device; flash-lamp annealing (FLA); laser spike anneal (LSA); negative bias temperature instability (NBTI); rapid thermal annealing (RTA); RELAXATION;
D O I
10.1109/TED.2010.2102358
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
From the measured data, the impact of the rapid thermal process (RTP) and laser spike anneal (LSA) sequence on negative bias temperature instability (NBTI) and current gain was investigated on 40-nm complementary metal-oxide semiconductor technology. For the conventional sequence RTP/LSA, a significant threshold voltage V-T shift is observed due to the NBTI. The thermal gradient in the LSA step induces a thermomechanical stress inducing oxide fixed charges and an increase in Si dangling bonds at the SiON/Si interface, thus increasing the V-T shift. By moving the LSA step to before the RTP anneal and coimplanting a carbon atom in the source/drain extension implant processing, the obvious V-T shift could be suppressed to the same as the RTP-only anneal. Best of all, the sequence change does not impact the gain of the original combination anneal over the RTP-only anneal in the on current of devices.
引用
收藏
页码:901 / 905
页数:5
相关论文
共 15 条
  • [1] Negative Bias Temperature Instability Effect on the Single Event Transient Sensitivity of a 65 nm CMOS Technology
    El Moukhtari, I.
    Pouget, Vincent
    Darracq, Frederic
    Larue, Camille
    Perdu, Philippe
    Lewis, Dean
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (04) : 2635 - 2639
  • [2] A Wideband Variable-Gain Amplifier with a Negative Exponential Generation in 40-nm CMOS Technology
    Dong, Yangtao
    Kong, Lingshan
    Boon, Chirn Chye
    Liu, Zhe
    Li, Chenyang
    Yang, Kaituo
    Zhou, Ao
    [J]. 2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 375 - 378
  • [3] On the channel length dependence of negative bias temperature instability in nano-CMOS technology
    Jin, Lei
    Xu, Mingzhen
    [J]. INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2009, 6 (7-8) : 670 - 680
  • [4] Reliability control monitor guideline of negative bias temperature instability for 0.13 μm CMOS technology
    Wang, CS
    Chang, WC
    Ke, WS
    Lee, CF
    Su, KC
    Chang, YJ
    Chou, EN
    Chen, MJ
    [J]. IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 315 - 318
  • [5] Factors for Negative Bias Temperature Instability Improvement in Deep Sub-Micron CMOS Technology
    Liao, C. C.
    Gan, Z. H.
    Wu, Y. J.
    Zheng, K.
    Guo, R.
    Ju, J. H.
    Ning, Jay
    He, Allan
    Ye, Shirly
    Liu, Eric
    Wong, Waisum
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 612 - 615
  • [6] Effect of Negative Bias Temperature Instability on the Single Event Upset Response of 40 nm Flip-Flops
    Kauppila, Amy V.
    Bhuva, Bharat L.
    Loveless, T. D.
    Jagannathan, S.
    Gaspard, N. J.
    Kauppila, J. S.
    Massengill, Lloyd W.
    Wen, S. J.
    Wong, R.
    Vaughn, G. L.
    Holman, W. Timothy
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2651 - 2657
  • [7] Novel method to characterize post laser anneal surface condition for 45nm process technology node
    Teng, W-Y
    Yeh, J-H
    Chen, P.
    Radovanovic, S.
    Chen, D. K.
    Cheng, H.
    Mahajan, U.
    [J]. 2007 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2007, : 50 - +
  • [8] Effect of Gate Length on Negative Bias Temperature Instability of 32nm Advanced Technology HKMG PMOSFET
    Alimin, A. F. Muhammad
    Hatta, S. F. Wan Muhamad
    Soin, N.
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 272 - 275
  • [9] On the Understanding of Defects in Short-Term Negative Bias Temperature Instability (NBTI) for Sub-20-nm DRAM Technology
    Wang, Da
    Zhou, Longda
    Xue, Yongkang
    Ren, Pengpeng
    Sun, Zixuan
    Wang, Zirui
    Wang, Jianping
    Wu, Blacksmith
    Ji, Zhigang
    Wang, Runsheng
    Huang, Ru
    [J]. IEEE ELECTRON DEVICE LETTERS, 2023, 44 (06) : 939 - 942
  • [10] Sub-20-nm DRAM Technology under Negative Bias Temperature Instability (NBTI) : from Characterization to Physical Origin Identification
    Wang, Da
    Xue, Yongkang
    Liu, Yong
    Ren, Pengpeng
    Sun, Zixuan
    Wang, Zirui
    Liu, Yueyang
    Cheng, Zhijun
    Yang, Haiyang
    Liu, Xiangli
    Wu, Blacksmith
    Cao, Kanyu
    Wang, Runsheng
    Ji, Zhigang
    Huang, Ru
    [J]. 2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,