On the channel length dependence of negative bias temperature instability in nano-CMOS technology

被引:2
|
作者
Jin, Lei [1 ]
Xu, Mingzhen [1 ]
机构
[1] Peking Univ, Dept Microelect, Beijing 100871, Peoples R China
关键词
NBTI; interface trap; oxide positive charge; gate dielectric; SiON; GATE P-MOSFET; NBTI DEGRADATION; INTERFACE-TRAP; OXIDE CHARGE; RECOVERY; PMOSFETS; CROSS;
D O I
10.1504/IJNT.2009.025305
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The channel length dependence of NBTI degradation in a 65 nm CMOS technology is studied. Although it is generally observed that the NBTI degradation increases with the channel length decreasing, the role of the generated interface traps and the oxide positive charges in the NBTI channel length dependence is riot clear yet. In this work, it is shown that the NBTI degradation of the B(boron) LDD devices have stronger channel length dependence as compared with the BF2 LDD devices. The channel length dependence of the oxide trapped charges density (Delta N-ot) and the interface trap density (Delta N-it) are quantitatively estimated. Although both of the Delta N-ot and the Delta N-it increase with the decreasing channel length, it is shown that the local Delta N-it is significantly enhanced at the gate edge in B LDD devices. On the other hand, the Delta N-ot shows weaker channel length dependence in both B and BF2 LDD devices, as compared with the Delta N-it in B LDD devices. These results imply that the enhanced NBTI degradation must be taking into consideration in the future device scaling.
引用
收藏
页码:670 / 680
页数:11
相关论文
共 50 条
  • [1] Negative bias temperature instability in CMOS devices
    Mahapatra, S
    Alam, AA
    Kumar, PB
    Dalei, TR
    Varghese, D
    Saha, D
    MICROELECTRONIC ENGINEERING, 2005, 80 : 114 - 121
  • [2] Future of nano-CMOS technology and its production
    Iwai, Hiroshi
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 1 - 17
  • [3] Nano-CMOS technology for next fifteen years
    Iwai, Hiroshi
    Wong, Hei
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 2101 - +
  • [4] Gate length dependence of bias temperature instability behavior in short channel SOI MOSFETs
    Wu, Wangran
    Lu, J.
    Liu, Chang
    Wu, Heng
    Tang, Xiaoyu
    Sun, Jiabao
    Zhang, Rui
    Yu, Wenjie
    Wang, Xi
    Zhao, Yi
    MICROELECTRONICS RELIABILITY, 2016, 62 : 79 - 81
  • [5] Dependence of short channel length on negative/positive bias temperature instability (NBTI/PBTI) for 3D FinFET devices
    Xu, Ren-Ren
    Zhang, Qing-Zhu
    Zhou, Long-Da
    Yang, Hong
    Gai, Tian-Yang
    Yin, Hua-Xiang
    Wang, Wen-Wu
    CHINESE PHYSICS B, 2022, 31 (01)
  • [6] TEMPERATURE-ADAPTIVE ENERGY REDUCTION TECHNIQUES FOR NANO-CMOS CIRCUITS DISPLAYING REVERSED TEMPERATURE DEPENDENCE
    Kumar, Ranjith
    Kursun, Volkan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (03) : 423 - 438
  • [7] Reliability control monitor guideline of negative bias temperature instability for 0.13 μm CMOS technology
    Wang, CS
    Chang, WC
    Ke, WS
    Lee, CF
    Su, KC
    Chang, YJ
    Chou, EN
    Chen, MJ
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 315 - 318
  • [8] Factors for Negative Bias Temperature Instability Improvement in Deep Sub-Micron CMOS Technology
    Liao, C. C.
    Gan, Z. H.
    Wu, Y. J.
    Zheng, K.
    Guo, R.
    Ju, J. H.
    Ning, Jay
    He, Allan
    Ye, Shirly
    Liu, Eric
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 612 - 615
  • [9] Predictive Technology Model for Nano-CMOS Design Exploration
    Zhao, Wei
    Cao, Yu
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2007, 3 (01)
  • [10] Predictive technology model for Nano-CMOS design exploration
    Cao, Yu
    Zhao, Wei
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 77 - +