共 50 条
- [21] A novel methodology for temperature-aware placement and routing of FPGAs IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 55 - +
- [22] A Novel Research on Micro-ball Placement Machine Used for Wafer Level Package 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 744 - 746
- [23] Voltage regulator bin failure improved by optimized circuit layout and novel laser anneal process 2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 271 - 273
- [25] Wafer level reliability procedures to monitor gate oxide quality using V ramp and J ramp test methodology 1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 113 - 121
- [26] A Novel Methodology to Monitor Partial Discharges in Microvoids at Solid-Solid Interfaces 2019 IEEE CONFERENCE ON ELECTRICAL INSULATION AND DIELECTRIC PHENOMENA (CEIDP), 2019, : 113 - 117
- [28] Novel Methodology to optimize Wafer Alignment to enhance 14nm On Product Overlay OPTICAL MICROLITHOGRAPHY XXX, 2017, 10147
- [29] Novel Methodology for SRAF Placement over a Machine Learning Generated Probability Map DTCO AND COMPUTATIONAL PATTERNING, 2022, 12052