Current issues in a constraint-driven mixed signal physical design flow

被引：0
|
作者：
Malavasi, E
Kao, WH
机构：
来源：
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents an analysis of the significant issues in the physical design for mired-signal circuits. The impact of all layout phases on performance degradation is analyzed. The heavier the impact of a layout phase on performance constraints, the more important it is to enforce the constraints in that particular phase. Tile state of the art algorithms and techniques for constraint enforcement, available commercially and in the scientific literature, are discussed. The results are put in perspective to understand how a complex set of constraints can be satisfied in the most efficient way by combining the tools available in a mixed-signal layout flow.
引用
收藏
页码：133 / 136
页数：4
相关论文
共 38 条
  • [11] SOLVING LAYOUT ISSUES IN MIXED-SIGNAL IC DESIGN
    SWINNEN, M
    ELECTRONIC ENGINEERING, 1995, 67 (825): : S60 - S63
  • [12] Coordinated Intersection Signal Design for Mixed Traffic Flow of Human-Driven and Connected and Autonomous Vehicles
    Qi, Hongsheng
    Dai, Rumeng
    Tang, Qing
    Hu, Xianbiao
    IEEE ACCESS, 2020, 8 : 26067 - 26084
  • [13] New CAD issues and considerations for the design of mixed-signal SOCs
    Kao, W
    Zhang, S
    VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 15 - 24
  • [14] Automated pre-placement phase as a part of robust analog-mixed signal physical design flow
    Kote, Vlastimil
    Kubacak, Adam
    Vacula, Patrik
    Jakovenko, Jiri
    Husak, Miroslav
    INTEGRATION-THE VLSI JOURNAL, 2018, 63 : 18 - 30
  • [15] Design of enhancement current-balanced logic for mixed, signal ICs
    Yang, L
    Yuan, JS
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 761 - 764
  • [16] Design slop constraint for reducing noise generation and coupling mechanisms in mixed signal IC's
    Valorge, O
    Andrei, C
    Calmon, F
    Gontrand, C
    Verdier, J
    Dautriche, P
    PROCEEDINGS OF THE IEEE-ISIE 2004, VOLS 1 AND 2, 2004, : 105 - 108
  • [17] On Minimizing Various Sources of Noise and Meeting Symmetry Constraint in Mixed-Signal SoC Floorplan Design
    Lin, Chung-Hsin
    Chen, Hung-Ming
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 96 - +
  • [18] A concurrent substrate coupling noise modeling technique for mixed-signal physical design
    Liu, TY
    Carothers, JD
    Holman, WT
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 21 - 26
  • [19] Development of timing driven IP design flow based on physical knowledge synthesis
    Kumaraswamy, AK
    Erdogan, AT
    Atluri, I
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 193 - 197
  • [20] Design of Switched-Current Wavelet Filters Using Signal Flow Graph
    Zhao, Wenshan
    He, Yigang
    Sun, Yichuang
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1129 - 1132
1234