Empirical modeling of oxide CMP at chip scale

被引：3
|
作者：
Wolf, H [1 ]
Streiter, R
Rzehak, R
Meyer, F
Springer, G
机构：
[1] Fraunhofer Inst Reliabil & Microintegrat, Dept Micro Devices & Equipment, D-09126 Chemnitz, Germany
[2] Infineon Technol, D-01099 Dresden, Germany
来源：
MICROELECTRONIC ENGINEERING | 2005年 / 82卷 / 3-4期
关键词：
oxide CMP; modeling; chip scale;
D O I：
10.1016/j.mee.2005.07.085
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present an extension of the density-step height model for pattern effects in oxide chemical mechanical planarization. The model is compared to polishing data for processes using different pressure and speed. Agreement with the data is improved especially in the initial regime of polishing before the pad contacts down the areas. Implications for process optimization are discussed. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码：686 / 694
页数：9
相关论文
共 50 条
  • [1] Coherent chip-scale modeling for copper CMP pattern dependence
    Cai, H
    Park, T
    Boning, D
    Kim, HJ
    Kang, YS
    Kim, S
    Lee, JG
    ADVANCES IN CHEMICAL-MECHANICAL POLISHING, 2004, 816 : 63 - 70
  • [2] Modeling pattern effects in oxide CMP
    Rzehak, R
    Chemical-Mechanical Planarization-Integration, Technology and Reliability, 2005, 867 : 287 - 292
  • [3] Chip scale topography evolution model for CMP process optimization
    Choi, J
    Dornfeld, DA
    ISSM 2005: IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2005, : 430 - 433
  • [4] Empirical-based modeling for control of CMP removal uniformity
    Jensen, A
    Renteln, P
    Jew, S
    Farber, J
    Raeder, C
    Cheung, PK
    SOLID STATE TECHNOLOGY, 2001, 44 (06) : 101 - +
  • [5] Modeling CMP transport and kinetics at the pad groove scale
    Muldowney, GP
    ADVANCES IN CHEMICAL-MECHANICAL POLISHING, 2004, 816 : 159 - 164
  • [6] Electrical modeling of the Chip Scale BGA
    Caggiano, MF
    Brush, RM
    Kleban, JT
    Chuaypradit, PJ
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1280 - 1285
  • [7] Reliability modeling of chip scale packages
    Pitarresi, JM
    Sethuraman, S
    Nandagopal, B
    Primavera, A
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 60 - 69
  • [8] A Full Wafer-Scale PAML Modeling Approach for Predicting CMP
    Gagan Srivastava
    C. Fred Higgs
    Tribology Letters, 2015, 59
  • [9] A Full Wafer-Scale PAML Modeling Approach for Predicting CMP
    Srivastava, Gagan
    Higgs, C. Fred, III
    TRIBOLOGY LETTERS, 2015, 59 (02) : 1 - 11
  • [10] Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization
    Chang, RZ
    Cao, Y
    Spanos, CJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1577 - 1583
12345