Modelling of direct tunneling gate leakage current of floating-gate CMOS transistor in sub 100 nm technologies

被引：5
|
作者：
Saheb, Zina [1 ]
El-Masry, Ezz I. [1 ]
机构：
[1] Dalhousie Univ, Elect & Comp Engn Dept, Halifax, NS, Canada
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2015年 / 84卷 / 01期
关键词：
Floating-gate; CMOS transistor; Gate-leakage current; Direct-tunneling current; Simulation model; CIRCUITS;
D O I：
10.1007/s10470-015-0553-8
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
While floating-gate MOS transistor in mixed-signal applications have been studied in the literature, little has been reported on modeling them with gate leakage current (GLC). This paper presents a simulation model for floating-gate MOS transistor in nanometer-scale technologies. The proposed model accounts for direct tunnelling GLC in sub 3 nm gate oxide thickness. The model can be used for both transient and DC simulations with any industry standard simulators. HSPICE simulations and measurements of an experimental chip using TSMC 90 nm technology were presented.
引用
收藏
页码：67 / 73
页数：7
相关论文
共 50 条
  • [21] Advanced gate dielectric materials for sub-100 nm CMOS
    Iwai, H
    Ohmi, S
    Akama, S
    Ohshima, C
    Kikuchi, A
    Kashiwagi, I
    Taguchi, J
    Yamamoto, H
    Tonotani, J
    Kim, Y
    Ueda, I
    Kuriyama, A
    Yoshihara, Y
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 625 - 628
  • [22] A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12∼16A) gate oxide
    Chung, SS
    Chen, SJ
    Yang, CK
    Cheng, SM
    Lin, SH
    Sheng, YC
    Lin, HS
    Hung, KT
    Wu, DY
    Yew, TR
    Chien, SC
    Liou, FT
    Wen, F
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 75
  • [23] A comparative study of gate direct tunneling and drain leakage currents in N-MOSFET's with sub-2-nm gate oxides
    Yang, N
    Henson, WK
    Wortman, JJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (08) : 1636 - 1644
  • [24] Modeling the gate Tunneling current effects of sub100nm NMOS devices with an ultra-thin (1nm) gate oxide
    Kuo, James B.
    2007 International Workshop on Electron Devices and Semiconductor Technology, 2007, : 37 - 40
  • [25] Scaling of Floating Gate Electrode for sub-40nm Flash Technologies
    De Vos, Joeri
    Wellekens, Dirk
    Debusschere, Ingrid
    Van Houdt, Jan
    Van Aerde, Steven R. A.
    Fischer, Pamela R.
    Zagwijn, Peter M.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 123 - +
  • [26] A FLOATING-GATE MOSFET WITH TUNNELING INJECTOR FABRICATED USING A STANDARD DOUBLE-POLYSILICON CMOS PROCESS
    THOMSEN, A
    BROOKE, MA
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (03) : 111 - 113
  • [27] A 100MHz ±0.75V floating-gate MOSFET current conveyor
    Ngarmnil, J
    Ruengrungson, S
    Nandhasri, K
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 197 - 200
  • [28] Modelling challenges in sub-100 nm gate stack MOSFETs
    Mangla, Tina
    Sehgal, Amit
    Gupta, Mridula
    Gupta, R. S.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (12) : 1609 - 1619
  • [29] High-κ gate dielectrics with ultra-low leakage current for sub-45 nm CMOS
    Venkateshan, A.
    Singh, R.
    Poole, K. F.
    Harriss, J.
    Senter, H.
    Teague, R.
    Narayan, J.
    ELECTRONICS LETTERS, 2007, 43 (21) : 1130 - 1132
  • [30] Gate tunneling leakage current behavior of 40 nm PD SOI NMOS device considering the floating body effect
    Hung, H. J.
    Kuo, J. B.
    Chen, D.
    Yeh, C. S.
    MICROELECTRONICS RELIABILITY, 2010, 50 (05) : 607 - 609
12345