A comparative study of gate direct tunneling and drain leakage currents in N-MOSFET's with sub-2-nm gate oxides

被引:76
|
作者
Yang, N
Henson, WK
Wortman, JJ
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
[2] IMEC, STDI, B-3001 Louvain, Belgium
[3] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
基金
美国国家科学基金会;
关键词
band-to-band tunneling; gate-induced-drain-leakage current (GIDL); leakage current; modeling; MOS devices; power consumption; tunneling; ultrathin oxides;
D O I
10.1109/16.853042
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work examines different components of leakage current in scaled n-MOSFET's with ultrathin gate oxides (1.4-2.0 nm), Both gate direct tunneling and drain leakage currents are studied by theoretical modeling and experiments, and their effects on the drain current are investigated and compared. It concludes that the source and drain extension to the gate overlap regions have strong effects on device performance in terms of gate tunneling and off-state drain currents.
引用
收藏
页码:1636 / 1644
页数:9
相关论文
共 41 条
  • [1] Gate-first n-MOSFET with a sub-0.6-nm EOT gate stack
    Cheng, C. H.
    Chou, K. I.
    Chin, A.
    MICROELECTRONIC ENGINEERING, 2013, 109 : 35 - 38
  • [2] A study of the effects of tunneling currents and reliability of sub-2 nm gate oxides on scaled n-MOSFETs
    Yang, N
    Wortman, JJ
    MICROELECTRONICS RELIABILITY, 2001, 41 (01) : 37 - 46
  • [3] Mechanism analysis of gate-induced drain leakage in off-state n-MOSFET
    Huang, L
    Lai, PT
    Xu, JP
    Cheng, YC
    1997 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1997, : 94 - 97
  • [4] Mechanism analysis of gate-induced drain leakage in off-state n-MOSFET
    Huang, L
    Lai, PT
    Xu, JP
    Cheng, YC
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (09): : 1425 - 1431
  • [5] Mechanism analysis of gate-induced drain leakage in off-state n-MOSFET
    Huang, L.
    Lai, P.T.
    Xu, J.P.
    Cheng, Y.C.
    Microelectronics Reliability, 1998, 38 (09): : 1425 - 1431
  • [6] Achieving low sub-0.6-nm EOT in gate-first n-MOSFET with TiLaO/CeO2 gate stack
    Cheng, C. H.
    Chou, K. I.
    Chin, Albert
    SOLID-STATE ELECTRONICS, 2013, 82 : 111 - 114
  • [7] Effects of backsurface Ar+ bombardment on n-MOSFET's with nitrided gate oxides
    Lai, PT
    Zeng, X
    Li, GQ
    Ng, WT
    ICSE '96 - 1996 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 1996, : 93 - 96
  • [8] 1.5 nm direct-tunneling gate oxide Si MOSFET's
    Momose, HS
    Ono, M
    Yoshitomi, T
    Ohguro, T
    Nakamura, S
    Saito, M
    Iwai, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) : 1233 - 1242
  • [9] Gate Tunneling Current Model of Scaled Strained Si n-MOSFET with Drain Induced Barrier Lowering Effects
    Zhao Zhichao
    Wu Tiefeng
    Li Jing
    Wang Quan
    Han Wanglong
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (07) : 724 - 730
  • [10] Modelling of direct tunneling gate leakage current of floating-gate CMOS transistor in sub 100 nm technologies
    Zina Saheb
    Ezz I. El-Masry
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 67 - 73