A novel contact hole shrink process for the 65-nm-node and beyond

被引:6
|
作者
Peters, R [1 ]
Montgomery, P [1 ]
Garza, C [1 ]
Filipiak, S [1 ]
Stephens, T [1 ]
Babbitt, D [1 ]
机构
[1] Freescale Semicond Technol Solut Org, Austin, TX 78721 USA
来源
Advances in Resist Technology and Processing XXII, Pt 1 and 2 | 2005年 / 5753卷
关键词
contacts; 193nm; 248nm; resist; shrink; bilayer;
D O I
10.1117/12.599918
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Patterning of sub-100nm contacts for sub-90-nm-node devices is one of the primary challenges of photolithography today. The challenge involves achieving the desired resolution while maintaining manufacturable process windows. Increases in numerical aperture and reductions in target CDs will continue to shrink process windows and increase mask error factor resulting in larger CD variation. Several techniques such as RELACS, SAFIER, and resist reflow have been developed to improve the resolution of darkfield patterns such as contacts and trenches. These techniques are all post-develop processes applied to the patterned resist. Reflow is a fast process with low cost of ownership, but has two major disadvantages of high temperature sensitivity and large proximity bias. SAFIER and RELACS both have much slower throughput and higher cost of ownership than reflow. SAFIER also is sensitive to temperature and has large proximity bias. In this paper, a novel process is described that reduces the diameter of contact holes in resist up to 25nm without proximity effects. This process uniformly swells the resist film resulting in a shrink of patterned holes or trenches. Results are shown for 248nm and 193nm single layer resists, and a 193nm bilayer resist. This process has the potential to be high throughput with low cost of ownership similar to reflow techniques but without the proximity effects and thermal sensitivity observed with reflow.
引用
收藏
页码:195 / 205
页数:11
相关论文
共 50 条
  • [21] Optimization of 193 nm contact hole resists for 100 nm node
    Kudo, T
    Alemy, EL
    Dammel, RR
    Kim, WK
    Lee, SH
    Masuda, S
    McKenzie, D
    Rahman, MD
    Romano, A
    Padmanaban, M
    Chun, JS
    Jung, JC
    Lee, SK
    Shin, KS
    Kim, HS
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2002, 15 (04) : 549 - 558
  • [22] Advanced method to monitor design-process marginality for 65nm node and beyond
    Huang, Crockett
    Young, Chris
    Liu, Hermes
    Tzou, S. F.
    Tsui, David
    Chang, Ellis
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [23] RET application in 45nm node and 32nm node contact hole dry ArF lithography process development
    Miao, Xiangqun
    Xu, Xumou
    Chen, Yongmei
    Ordonio, Chris
    Bencher, Chris
    Ngai, Chris
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [24] Advanced method to monitor design-process marginality for 65nm node and beyond
    Liu, Hermes
    Huang, Crockett
    Tzou, S. F.
    Young, Chris
    Tsui, David
    Chang, Ellis
    2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 2 - 5
  • [25] Enabling 35nm double patterning contact imaging using a novel CD shrink process
    Yamada, Yoshiaki
    Crouse, Michael M.
    Dunn, Shannon
    Kawasaki, Tetsu
    Shimura, Satoru
    Nishimura, Eiichi
    Tanaka, Yoshitsugu
    Crouse, Michael M.
    Galloway, Judy
    Pierson, Bill
    Routh, Robert
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [26] Scaling beyond the 65 nm node with FinFET-DGCMOS
    Nowak, EJ
    Ludwig, T
    Aller, I
    Kedzierski, J
    Ieong, M
    Rainey, B
    Breitwisch, M
    Gernhoefer, V
    Keinert, J
    Fried, DM
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 339 - 342
  • [27] Contact Hole Shrink Process using Directed Self-Assembly
    Seino, Yuriko
    Yonemitsu, Hiroki
    Sato, Hironobu
    Kanno, Masahiro
    Kato, Hikazu
    Kobayashi, Katsutoshi
    Kawanishi, Ayako
    Azuma, Tsukasa
    Muramatsu, Makoto
    Nagahara, Seiji
    Kitano, Takahiro
    Toshima, Takayuki
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES IV, 2012, 8323
  • [28] Double exposure for the contact layer of the 65-nm node
    Owe-Yang, DC
    Yu, SS
    Chen, H
    Chang, CY
    Ho, BC
    Lin, JC
    Lin, BJ
    Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 171 - 180
  • [29] Optimizing manufacturability for the 65nm process node
    Pramanik, D
    Cote, M
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 326 - 333
  • [30] Electrical Via Chain Yield for DSA Contact Hole Shrink Process
    Kato, Hirokazu
    Seino, Yuriko
    Yonemitsu, Hiroki
    Sato, Hironobu
    Kanno, Masahiro
    Kobayashi, Katsutoshi
    Kawanishi, Ayako
    Imamura, Tsubasa
    Omura, Mitsuhiro
    Nakamura, Naofumi
    Azuma, Tsukasa
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2013, 26 (01) : 21 - 26