共 50 条
- [22] Advanced method to monitor design-process marginality for 65nm node and beyond METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
- [23] RET application in 45nm node and 32nm node contact hole dry ArF lithography process development OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
- [24] Advanced method to monitor design-process marginality for 65nm node and beyond 2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 2 - 5
- [25] Enabling 35nm double patterning contact imaging using a novel CD shrink process OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
- [26] Scaling beyond the 65 nm node with FinFET-DGCMOS PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 339 - 342
- [27] Contact Hole Shrink Process using Directed Self-Assembly ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES IV, 2012, 8323
- [28] Double exposure for the contact layer of the 65-nm node Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 171 - 180
- [29] Optimizing manufacturability for the 65nm process node DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 326 - 333