A novel contact hole shrink process for the 65-nm-node and beyond

被引:6
|
作者
Peters, R [1 ]
Montgomery, P [1 ]
Garza, C [1 ]
Filipiak, S [1 ]
Stephens, T [1 ]
Babbitt, D [1 ]
机构
[1] Freescale Semicond Technol Solut Org, Austin, TX 78721 USA
来源
Advances in Resist Technology and Processing XXII, Pt 1 and 2 | 2005年 / 5753卷
关键词
contacts; 193nm; 248nm; resist; shrink; bilayer;
D O I
10.1117/12.599918
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Patterning of sub-100nm contacts for sub-90-nm-node devices is one of the primary challenges of photolithography today. The challenge involves achieving the desired resolution while maintaining manufacturable process windows. Increases in numerical aperture and reductions in target CDs will continue to shrink process windows and increase mask error factor resulting in larger CD variation. Several techniques such as RELACS, SAFIER, and resist reflow have been developed to improve the resolution of darkfield patterns such as contacts and trenches. These techniques are all post-develop processes applied to the patterned resist. Reflow is a fast process with low cost of ownership, but has two major disadvantages of high temperature sensitivity and large proximity bias. SAFIER and RELACS both have much slower throughput and higher cost of ownership than reflow. SAFIER also is sensitive to temperature and has large proximity bias. In this paper, a novel process is described that reduces the diameter of contact holes in resist up to 25nm without proximity effects. This process uniformly swells the resist film resulting in a shrink of patterned holes or trenches. Results are shown for 248nm and 193nm single layer resists, and a 193nm bilayer resist. This process has the potential to be high throughput with low cost of ownership similar to reflow techniques but without the proximity effects and thermal sensitivity observed with reflow.
引用
收藏
页码:195 / 205
页数:11
相关论文
共 50 条
  • [41] Development of new chrome blanks for 65nm-node and beyond
    Hashimoto, M
    Yamada, T
    Sakamoto, M
    Hara, M
    Ohkubo, Y
    Ushida, M
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 974 - 982
  • [42] Optical mask inspection Strategy for 65nm node and beyond
    Chung, DH
    Ohira, K
    Yoshioka, N
    Matsumura, K
    Tojo, T
    Otaki, M
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 320 - 329
  • [43] EPL performance in 65-nm node metallization technology and beyond
    Koba, F
    Tsuchida, T
    Sakaue, H
    Koike, K
    Yamamoto, J
    Iriki, N
    Yamashita, H
    Kageyama, S
    Nasuno, T
    Soda, E
    Takeda, K
    Kobayashi, H
    Shoji, F
    Okamura, H
    Matsubara, Y
    Arimoto, H
    Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 501 - 508
  • [44] Process Variability for Devices at and beyond the 7 nm Node
    Lorenz, J. K.
    Asenov, A.
    Baer, E.
    Barraud, S.
    Kluepfel, F.
    Millar, C.
    Nedjalkov, M.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (11) : P595 - P601
  • [45] Improvement of OPC accuracy for 65 nm node contact using KIF
    Wu, Te Hung
    Lin, C. L.
    Chen, Ming Jui
    Tsai, Zen Hsiang
    Ao, Chen Yu
    Thuang, H. C.
    Liou, Jian Shin
    Yang, Chuen Huei
    Lin, Ling Chieh
    DATA ANALYSIS AND MODELING FOR PROCESS CONTROL III, 2006, 6155
  • [46] Time-dependent dielectric breakdown characterization of 90- and 65-nm-Node Cu/SiOC interconnects with via plugs
    Ueno, Kazuyoshi
    Kameyama, Akiko
    Matsumoto, Akira
    Iguchi, Manabu
    Takewaki, Toshiyuki
    Oshida, Daisuke
    Toyoshima, Hironori
    Kawahara, Naoyoshi
    Asada, Susumu
    Suzuki, Mieko
    Oda, Noriaki
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (4 A): : 1444 - 1451
  • [47] The Defectivity Reduction on Hole Layers beyond 45nm Node
    Li, Gaorong
    Hu, Huayong
    Wu, Qiang
    Lin, Yishih
    Gu, Yiming
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 291 - 296
  • [48] Resolution enhancement techniques in 65 nm node nested-hole patterning
    Lee, Hyesung
    Choi, Jaeyoung
    Kim, Jeahee
    Han, Jea Won
    Kim, Keun-Young
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [49] Ni-salicided poly-Si/poly-SiGe-layered gate technology for 65-nm-node CMOSFETs
    Muto, A
    Ohji, H
    Maeda, T
    Torii, K
    Kitajima, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 1773 - 1777
  • [50] Time-dependent dielectric breakdown characterization of 90-and 65-nm-node Cu/SiOC interconnects with via plugs
    Ueno, Kazuyoshi
    Kameyama, Akiko
    Matsumoto, Akira
    Iguchi, Manabu
    Takewaki, Toshiyuki
    Oshida, Daisuke
    Toyoshima, Hironori
    Kawahara, Naoyoshi
    Asada, Susumu
    Suzuki, Mieko
    Oda, Noriaki
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4A): : 1444 - 1451