A novel contact hole shrink process for the 65-nm-node and beyond

被引:6
|
作者
Peters, R [1 ]
Montgomery, P [1 ]
Garza, C [1 ]
Filipiak, S [1 ]
Stephens, T [1 ]
Babbitt, D [1 ]
机构
[1] Freescale Semicond Technol Solut Org, Austin, TX 78721 USA
关键词
contacts; 193nm; 248nm; resist; shrink; bilayer;
D O I
10.1117/12.599918
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Patterning of sub-100nm contacts for sub-90-nm-node devices is one of the primary challenges of photolithography today. The challenge involves achieving the desired resolution while maintaining manufacturable process windows. Increases in numerical aperture and reductions in target CDs will continue to shrink process windows and increase mask error factor resulting in larger CD variation. Several techniques such as RELACS, SAFIER, and resist reflow have been developed to improve the resolution of darkfield patterns such as contacts and trenches. These techniques are all post-develop processes applied to the patterned resist. Reflow is a fast process with low cost of ownership, but has two major disadvantages of high temperature sensitivity and large proximity bias. SAFIER and RELACS both have much slower throughput and higher cost of ownership than reflow. SAFIER also is sensitive to temperature and has large proximity bias. In this paper, a novel process is described that reduces the diameter of contact holes in resist up to 25nm without proximity effects. This process uniformly swells the resist film resulting in a shrink of patterned holes or trenches. Results are shown for 248nm and 193nm single layer resists, and a 193nm bilayer resist. This process has the potential to be high throughput with low cost of ownership similar to reflow techniques but without the proximity effects and thermal sensitivity observed with reflow.
引用
收藏
页码:195 / 205
页数:11
相关论文
共 50 条
  • [1] Contact hole shrink process with novel chemical shrink materials
    Abe, T
    Kimura, T
    Chiba, T
    Shima, M
    Kusumoto, S
    Shimokawa, T
    Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 206 - 213
  • [2] The study of contact hole for 65nm node with KrF
    You, Tae-Jun
    Ko, Sung-Woo
    Moon, James
    Ahn, Yeong-Bae
    Nam, Byung-Ho
    Yim, Dong-Gyu
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
  • [3] Through pitch contact hole imaging for the 65 nm node
    Kuijten, Jan Pieter
    Conley, Will
    Verhappen, Arjan
    Chaplin, Martin
    Socha, Robert
    Litt, Lloyd
    Warwick, Scott
    MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 1094 - 1097
  • [4] Process Variability at the 65nm node and Beyond
    Nassif, Sani R.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 1 - 7
  • [5] Analytical study on small contact hole process for sub-65 nm node generation
    Kim, HW
    Yoon, JY
    Hah, JH
    Woo, SG
    Cho, HK
    Moon, JT
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (06): : L38 - L43
  • [6] 1.2 nm HfSiON/SiON stacked gate insulators for 65-nm-node MISFETs
    Saitoh, M
    Terai, M
    Ikarashi, N
    Watanabe, H
    Fujieda, S
    Iwamoto, T
    Ogura, T
    Morioka, A
    Watanabe, K
    Tatsumi, T
    Watanabe, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2330 - 2335
  • [7] 1.2 nm HfSiON/SiON stacked gate insulators for 65-nm-Node MISFETs
    Saitoh, Motofumi
    Terai, Masayuki
    Ikarashi, Nobuyuki
    Watanabe, Heiji
    Fujieda, Shinji
    Iwamoto, Toshiyuki
    Ogura, Takashi
    Morioka, Ayuka
    Watanabe, Koji
    Tatsumi, Toru
    Watanabe, Hirohito
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2005, 44 (4 B): : 2330 - 2335
  • [8] Design and process limited yield at the 65nm node and beyond
    Monahan, K
    Trafas, B
    Design and Process Integration for Microelectronic Manufacturing III, 2005, 5756 : 230 - 239
  • [9] Material and integration scaling in the contact module beyond the 65nm node
    Gerritsen, Eric
    ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 597 - 603
  • [10] Effect of Damage in Source and Drain on the Endurance of a 65-nm-Node NOR Flash Memory
    Sun, Zhong
    Zhang, Manhong
    Huo, Zongliang
    Li, Shaobin
    Yang, Yun
    Qiu, Shengfen
    Wu, Hanming
    Liu, Ming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 3989 - 3995