Design of 3.3V 10bit current-mode folding/interpolating CMOS A/D converter with an arithmetic functionality

被引：0

作者：

Chung, JW ^{[1
]}

Yoon, KS ^{[1
]}

机构：

[1] Inha Univ, Dept Elect Engn, Nam Gu, Inchon 402751, South Korea

来源：

PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS | 2000年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low power 10bit current-mode folding and interpolating CMOS analog to digital converter (ADC) with arithmetic folding block is presented in this paper. A current-mode two-level folding amplifier with a high folding rate (FR) is designed not only to prevent ADC from increasing a FR excessively, but also to perform a high resolution at a single power supply of 3.3V The proposed ADC is implemented by a 0.6 mum n-well CMOS single poly/double metal process. The simulation result shows a differential nonlinearity (DNL) of +/-0.5LSB, an integral nonlinearity (INL) of +/-1.0LSB.

引用

页码：45 / 48

页数：4

共 50 条

[41] Design automation techniques for high-resolution current folding and interpolating CMOS A/D converters
Gevaert, D.
VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
[42] A 10-bit 100-MS/s CMOS pipelined folding A/D converter
李晓娟
杨银堂
朱樟明
半导体学报, 2011, 32 (11) : 110 - 116
[43] A 10-bit 100-MS/s CMOS pipelined folding A/D converter
Li Xiaojuan
Yang Yintang
Zhu Zhangming
JOURNAL OF SEMICONDUCTORS, 2011, 32 (11)
[44] Low Power 10-b 250 Msample/s CMOS Cascaded Folding and Interpolating A/D Converter
Cui, Zhi-Yuan
Jin, Yong-Gao
Kim, Nam-Soo
Choi, Ho-Yong
IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (08): : 1073 - 1079
[45] 3.3V mixed-mode IC design using switched-current techniques for speech applications
Kuo, TH
Lee, SY
Lu, DJ
Jih, T
Tsaur, JJ
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (06): : 367 - 374
[46] Implementation and Design of Current-mode PWM Control CMOS Buck Power Converter with Protection Circuits
Lee, Min-Chin
Hu, Chin-Chun
2016 INTERNATIONAL CONFERENCE ON POWER, ENERGY ENGINEERING AND MANAGEMENT (PEEM 2016), 2016, : 19 - 24
[47] A 1.2 V 200-MS/s 10-bit folding and interpolating ADC in 0.13-μm CMOS
Chen, Yihui
Huang, Qiuting
Burger, Thomas
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 155 - 158
[48] Design of a 1.8V 10bit 300MSPS CMOS digital-to-analog converter with a novel deglitching circuit and inverse thermometer decoder
Yoo, Y
Song, M
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 311 - 314
[49] Design of a 1.8 v 6-bit folding interpolation CMOS A/D converter with a 0.93 [pJ/convstep] figure-of-merit
Hwang, Sanghoon
Moon, Junho
Song, Minkyu
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (02): : 213 - 219
[50] Design of current-mode CMOS pulse-triggered d flip-flops
Institute of Service Engineering, Hangzhou Normal University, Hangzhou
311121, China
不详
310027, China
Dianzi Yu Xinxi Xuebao, 9 (2278-2282):

← 1 2 3 4 5 →