Design of 3.3V 10bit current-mode folding/interpolating CMOS A/D converter with an arithmetic functionality

被引：0

作者：

Chung, JW ^{[1
]}

Yoon, KS ^{[1
]}

机构：

[1] Inha Univ, Dept Elect Engn, Nam Gu, Inchon 402751, South Korea

来源：

PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS | 2000年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low power 10bit current-mode folding and interpolating CMOS analog to digital converter (ADC) with arithmetic folding block is presented in this paper. A current-mode two-level folding amplifier with a high folding rate (FR) is designed not only to prevent ADC from increasing a FR excessively, but also to perform a high resolution at a single power supply of 3.3V The proposed ADC is implemented by a 0.6 mum n-well CMOS single poly/double metal process. The simulation result shows a differential nonlinearity (DNL) of +/-0.5LSB, an integral nonlinearity (INL) of +/-1.0LSB.

引用

页码：45 / 48

页数：4

共 50 条

[31] A 10Bit 30MSPS CMOS A/D converter for a high performance video application system
Moon, KH
Song, MK
Kim, JW
Kim, KH
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (04) : 1301 - 1304
[32] A 10Bit 30MSPS CMOS A/D converter for a high performance video application system
Moon, KH
Song, MK
Kim, JW
Kim, KH
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 426 - 427
[33] A compact three-step pipelined CMOS current-mode A/D converter
Carreira, JPA
Dupuy, C
Franca, JE
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 465 - 468
[34] A wide input bandwidth 7-bit 300-MSample/s folding and current-mode interpolating ADC
Li, YC
Sánchez-Sinencio, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) : 1405 - 1410
[35] Low power 8-b CMOS current steering folding-interpolating A/D converter
Cuong, Do Danh
Cui, Zhi-Yuan
Kim, Nam-Soo
Lee, Kie-Yong
Choi, Ho-Yong
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (01): : 81 - 86
[36] A 175Ms/s, 6b, 160mW, 3.3V CMOS A/D converter
Roovers, R
Steyaert, MSJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 938 - 944
[37] An 8-bit 42MSamples/s current-mode folding and interpolation CMOS analog-to-digital converter with three-level folding amplifiers
Kim, KM
Yoon, KS
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 201 - 204
[38] Building blocks for a 100 MS/s, 10-b, 1.8V CMOS cascaded folding & interpolating A/D converter
Kokozidis, C
Bouras, S
Arapoyanni, A
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 794 - 797
[39] High current dual DC/DC converter operates from 3.3V input - Design note 218
Godil, A
EDN, 1999, 44 (25) : 173 - 174
[40] A study to realize a CMOS pipelined current-mode A-to-D converter for video applications
Sugimoto, Yasuhiro
Gohda, Yuji
Tanaka, Shigeto
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (06) : 811 - 813

← 1 2 3 4 5 →