Noise Coupling Models in Heterogeneous 3-D ICs

被引:6
|
作者
Vaisband, Boris [1 ]
Friedman, Eby G. [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, 601 Elmwood Ave, Rochester, NY 14627 USA
基金
美国国家科学基金会;
关键词
3-D integrated circuit (IC); heterogeneous 3-D system; noise coupling; substrate coupling; through silicon via (TSV) noise coupling model; SI;
D O I
10.1109/TVLSI.2016.2535370
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Models of coupling noise from an aggressor module to a victim module by way of through silicon vias (TSVs) within heterogeneous 3-D integrated circuits (ICs) are presented in this paper. Existing TSV models are enhanced for different substrate materials within heterogeneous 3-D ICs. Each model is adapted to each substrate material according to the local noise coupling characteristics. The 3-D noise coupling system is evaluated for isolation efficiency over frequencies of up to 100 GHz. Isolation improvement techniques, such as reducing the ground network inductance and increasing the distance between the aggressor and victim modules, are quantified in terms of noise improvements. A maximum improvement of 73.5 dB for different ground network impedances and a difference of 38.5 dB in isolation efficiency for greater separation between the aggressor and victim modules are demonstrated. Compact, accurate, and computationally efficient models are extracted from the transfer function for each of the heterogeneous substrate materials. The reduced transfer functions are used to explore different manufacturing and design parameters to evaluate coupling noise across multiple 3-D planes.
引用
收藏
页码:2778 / 2786
页数:9
相关论文
共 50 条
  • [31] Temperature Sensing RRAM Architecture for 3-D ICs
    Merkel, Cory E.
    Kudithipudi, Dhireesha
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 878 - 887
  • [32] Synchronization and Power Integrity Issues in 3-D ICs
    Pavlidis, Vasilis F.
    Xu, Hu
    Tsioutsios, Ioannis
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 536 - 539
  • [33] Hierarchical Test Integration Methodology for 3-D ICs
    Chou, Che-Wei
    Li, Jin-Fu
    Yu, Yun-Chao
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    IEEE DESIGN & TEST, 2015, 32 (04) : 59 - 70
  • [34] Harnessing Heterogeneity for Targeted Attacks on 3-D ICs
    Aversa, Alec
    Savidis, Ioannis
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 246 - 251
  • [35] Hexagonal TSV Bundle Topology for 3-D ICs
    Vaisband, Boris
    Friedman, Eby G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (01) : 11 - 15
  • [36] AC coupled interconnect for dense 3-D ICs
    Xu, J
    Mick, S
    Wilson, J
    Luo, L
    Chandrasekar, K
    Erickson, E
    Franzon, PD
    2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 125 - 129
  • [37] Fabrication Cost Analysis for Contactless 3-D ICs
    Papistas, Ioannis A.
    Pavlidis, Vasilis F.
    Velenis, Dimitrios
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (05) : 758 - 762
  • [38] Small Delay Testing for TSVs in 3-D ICs
    Huang, Shi-Yu
    Lin, Yu-Hsiang
    Tsai, Kun-Han
    Cheng, Wu-Tung
    Sunter, Stephen
    Chou, Yung-Fa
    Kwai, Ding-Ming
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1031 - 1036
  • [39] Through Silicon Via to FinFET noise coupling in 3-D integrated circuits
    Abadi, A. Rouhi Najaf
    Guo, W.
    Sun, X.
    Ben Ali, K.
    Raskin, J. P.
    Rack, M.
    Neve, C. Roda
    Choi, M.
    Moroz, V.
    Van der Plas, G.
    De Wolf, I.
    Beyne, E.
    Absil, P.
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [40] Contactless Test Access Mechanism for TSV-Based 3-D ICs Utilizing Capacitive Coupling
    Basith, Iftekhar Ibne
    Rashidzadeh, Rashid
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2016, 65 (01) : 88 - 95