Noise Coupling Models in Heterogeneous 3-D ICs

被引:6
|
作者
Vaisband, Boris [1 ]
Friedman, Eby G. [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, 601 Elmwood Ave, Rochester, NY 14627 USA
基金
美国国家科学基金会;
关键词
3-D integrated circuit (IC); heterogeneous 3-D system; noise coupling; substrate coupling; through silicon via (TSV) noise coupling model; SI;
D O I
10.1109/TVLSI.2016.2535370
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Models of coupling noise from an aggressor module to a victim module by way of through silicon vias (TSVs) within heterogeneous 3-D integrated circuits (ICs) are presented in this paper. Existing TSV models are enhanced for different substrate materials within heterogeneous 3-D ICs. Each model is adapted to each substrate material according to the local noise coupling characteristics. The 3-D noise coupling system is evaluated for isolation efficiency over frequencies of up to 100 GHz. Isolation improvement techniques, such as reducing the ground network inductance and increasing the distance between the aggressor and victim modules, are quantified in terms of noise improvements. A maximum improvement of 73.5 dB for different ground network impedances and a difference of 38.5 dB in isolation efficiency for greater separation between the aggressor and victim modules are demonstrated. Compact, accurate, and computationally efficient models are extracted from the transfer function for each of the heterogeneous substrate materials. The reduced transfer functions are used to explore different manufacturing and design parameters to evaluate coupling noise across multiple 3-D planes.
引用
收藏
页码:2778 / 2786
页数:9
相关论文
共 50 条
  • [21] 3-D Transient Analysis of TSV-Induced Substrate Noise: Improved Noise Reduction in 3-D-ICs With Incorporation of Guarding Structures
    Lin, Leo Jyun-Hong
    Chiou, Yih-Peng
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (06) : 660 - 662
  • [22] Segmentally iterative ray tracing in 3-D heterogeneous geological models
    Li Fei
    Xu Tao
    Wu Zhen-Bo
    Zhang Zhong-Jie
    Teng Ji-Wen
    CHINESE JOURNAL OF GEOPHYSICS-CHINESE EDITION, 2013, 56 (10): : 3514 - 3522
  • [23] Comprehensive Physical Design Flow Incorporating 3-D Connections for Monolithic 3-D ICs
    Kim, Suwan
    Park, Heechun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (07) : 1944 - 1956
  • [24] Heterogeneous 3D Integration of MOEMS and ICs
    Niklaus, Frank
    Fischer, Andreas C.
    2016 INTERNATIONAL CONFERENCE ON OPTICAL MEMS AND NANOPHOTONICS (OMN), 2016,
  • [25] Enhanced Wafer Matching Heuristics for 3-D ICs
    Pavlidis, Vasilis F.
    Xu, Hu
    De Micheli, Giovanni
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [26] 3-D ICs with TSVs:The hard work continues
    Jan Vardaman, E.
    Electronic Device Failure Analysis, 2013, 15 (03): : 46 - 47
  • [27] AC coupled interconnect for dense 3-D ICs
    Xu, J
    Mick, S
    Wilson, J
    Luo, L
    Chandrasekar, K
    Erickson, E
    Franzon, PD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (05) : 2156 - 2160
  • [28] Advances in Design and Test of Monolithic 3-D ICs
    Chaudhuri, Arjun
    Banerjee, Sanmitra
    Park, Heechun
    Kim, Jinwoo
    Murali, Gauthaman
    Lee, Edward
    Kim, Daehyun
    Lim, Sung Kyu
    Mukhopadhyay, Saibal
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST, 2020, 37 (04) : 92 - 100
  • [29] SOC Test Architecture and Method for 3-D ICs
    Lo, Chih-Yen
    Hsing, Yu-Tsao
    Denq, Li-Ming
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1645 - 1649
  • [30] Thermal Conduction Path Analysis in 3-D ICs
    Vaisband, Boris
    Savidis, Ioannis
    Friedman, Eby G.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 594 - 597